

# COMPUTER SYSTEMS LABORATORY

STANFORD UNIVERSITY . STANFORD, CA 943054055



## DESIGN AUTOMATION AT STANFORD

Edited by

**W.M. vanCleempur**

## TECHNICAL REPORT NO. 178

July 1979

This work was supported by gift funds from  
Hewlett-Packard Company and Tektronix, Inc.

SEL-79-031

DESIGN AUTOMATION AT STANFORD

Edited by


W. M. vanCleempot

TECHNICAL REPORT NO. 178

July 1979

COMPUTER SYSTEMS LABORATORY  
Departments of Electrical Engineering and Computer Science  
Stanford University  
Stanford, California 94305

This work was supported by gift funds from Hewlett-Packard  
Company and Tektronix, Inc.



DESIGN AUTOMATION AT STANFORD  
An Overview of Design Automation at Stanford University

W. M. vanCleempot

TENCHICAL REPORT NO. 178

July 1979

COMPUTER SYSTEMS LABORATORY  
Departments of Electrical Engineering and Computer Science  
Stanford University  
Stanford, California 94305

ABSTRACT

This report contains a copy of the visual aids used by the authors during the presentation of their work at the First Workshop on Design Automation at Stanford, held on July 3 - 4, 1979.

The topics covered range from circuit level simulation and integrated circuit process modelling to high level languages and design techniques. The presentations are a survey of the activities in design automation at Stanford University.



TABLE OF CONTENTS


	<u>Page</u>
1   Overview of Design Automation at Stanford W.M. Van Cleemput	1
2   The SCALD Design System T. McWilliams	3
3   HIDRIS, An Interactive IC Design System E. Slutz	6
4   Automatic Partitioning Algorithms T. Payne	8
5   SDL, A Structural Description Tool D. Coelho	10
6   DDL-P, an RTL Behavioral Description Language W. Cory	12
7   ADLIB/SABLE, a Multilevel Functional Simulator D. Hill	14
8   SUDS-2, An Interactive Design Specification Tool W. Wolf	16
9   Automated Hardware Synthesis from a DDL-P Description S. Kang	18
10   Timing Verification in the SCALD System T. McWilliams	22
11   Data Base Considerations for VLSI Design L. Scheffer	24
12   Placement and Routing of Arbitrary-Size Rectangular Blocks B. Preas	27
13   The SPRINT System for PC Design K. Stevens	29
14   Process and Device Simulation M. Vanzi	31
15   Two-Dimensional Device Analysis C. Price	34
16   Automated Transistor Characterization E. Khalily	36
Appendix: List of Workshop Attendees	39



## DESIGN AUTOMATION AT STANFORD

## COMPUTING ENVIRONMENT

Overview of Design Automation at Stanford  
(W.M.vanCleemp)



### COMPUTER SYSTEMS LAB

#### ARCHITECTURE / NETWORKS

#### SOFTWARE SYSTEMS

#### PROGRAM VERIFICATION

#### RELIABLE COMPUTING

#### DESIGN AUTOMATION

10 FACULTY

50 STUDENTS

### SLAC

2 IBM 168

1 IBM 91

### STANFORD

IBM 3033

DEC 2055 (LOTS)

### CS/EE

DEC 2060 (SCORE)

XEROX ETHERNET/ALTO'S

IBM 4331 / S-1

### DA

HP 3000

3 HP 1000

DEC VAX

## COMPUTER DESIGN AT STANFORD

SUPER FOONLEY (AI) : EARLY 70's  
GREATLY IMPROVED PDP-10  
ECL INSTEAD OF TTL  
BASIS FOR DEC KL10 DESIGN

EMMY (FLYNN) : 1974-5

UNIVERSAL EMULATION:

IBM360, CDC 6000, PDP-13, Nova, 8080, etc...

STANFORD - 1 : (1976 - ON)  
16 CPU SYSTEM  
3.6 BIT CPU, 10 MIPS  
LARGE SHARED MEMORY  
CROSS-BAR SWITCH

VGT (VIDEO-GRAFICS TERMINAL):  
1975 - on (BASKETT)

## WHY BUILD DA SYSTEMS AT STANFORD ?

1. TO SUPPORT HARDWARE DESIGN (SUPPORT OTHER RESEARCH)
2. TO GIVE STUDENT REAL-LIFE ENVIRONMENT (EDUCATIONAL)
3. TO PROVIDE A TESTBED FOR NEW ALGORITHMS AND APPROACHES (RESEARCH IN DA)

## SUNS

#### INTERACTIVE DRAWING SYSTEM

#### BLOCK/ LOGIC DIAGRAMS

#### WIRELISTER

#### SIMPLE PC LAYOUT LOGICSIMULATION

#### ASSEMBLER ON DEC10


#### HARD TO MAINTAIN






#### VECTOR GRAPHICS TERMINAL

TOM McWILLIAMS  
CURT WIDDOWS

#### STRUCTURED HARDWARE DESIGN

SUDS FOR DESIGN ENTRY  
MACRO EXPANDER  
WIREWRAP DESIGN SYSTEM  
ECO PROCESSOR



IC CELL DESIGNIC MACROCELL DESIGNIC MASTERSLICE DESIGNK DESIGNDESIGN VERIFICATIONTESTING

## The SCALD Design System (T. McWilliams)

### THE S-I (SCALD) DESIGN SYSTEM

#### THE GOAL

- To substantially reduce the large and growing design-cycle costs and time-lags for high-performance computers.

#### CONVENTIONAL LOGIC DESIGN

- Designers use one or a few fixed levels of abstraction.
  - Gates, flip-flops, and other available devices.
- Computer-aided layout and wire-listing is often available.
- Computer-assisted drawing is sometimes available.
- Large-computer developments typically cost >100 man-years in the design stage.
  - Amdahl
  - Burroughs
  - CDC
  - IBM
- Design costs have usually been small fractions of total product cost (high volume systems).
- Economic penalty is in technological obsolescence of marketed systems.
  - Has become stiff only recently (LSI revolution).
  - Industry is beginning to automate logic design.

#### SCALD: THE FUNDAMENTAL DIFFERENCE


- SCALD is a high-level hardware-language compiler.
  - Closely analogous to a high-level software-language compiler.
  - Inputs a high-level description.
  - Outputs hardware.
- Arbitrary modules are designed,
  - each in terms of a few other modules,
  - relatively independently,
  - to communicate through well-defined Interfaces.
- SCALD advantages are:
  - Increased understandability of resulting design.
    - Reducing design time.
    - Enhancing design correctness.
  - Facilitation of final documentation.
  - Increased changeability of design.
  - Increased computer-verifiability of design.

#### SCALD OVERVIEW


- Consists of 30,000 lines of Pascal source code.
- Accepts high-level graphics input.
- Automatically produces
  - design-aid documentation
  - automatic implementation tapes
  - implementation debug files
  - maintenance documentation
  - diagnostics
- Is largely technology independent.
- Is transportable.
- Is extendable.

#### COMPUTER AIDED LOGIC DESIGN VERSUS COMPUTER AIDED PROGRAM DESIGN

##### S-I Design System




##### Programming System




H11

#### EXAMPLE SCALD MACRO DEFINITION-SIMPLE PROCESSOR




MACRO: SIMPLE PROCESSOR


#### EXAMPLE SCALD MACRO DEFINITION-PROCESSOR CONTROL




MACRO: PROCESSOR CONTROL



S-I PROJECT	PURCESSOR 1/2 -	81-JAN-79 14:18 PROC1(MK1,S1)
DRAYN BY:	PAGE OF	NUMBER REV.
APPROVED BY:	PROJECT: PROC	3



S-I PROJECT	INSTRUCTION SOY	81-JAN-79 15:28 IBOX(MK1,S1)
DRAYN BY:	PAGE OF	NUMBER REV.
APPROVED BY:	PROJECT: IBOX	6



S-I PROJECT	INDEX REGISTER FILE	81-JAN-79 15:29 IXREGF(MK1,S1)
DRAYN BY:	PAGE OF	NUMBER REV.
APPROVED BY:	PROJECT: IXREGF	10

### S-1 DESIGN SYSTEM STRUCTURE

<u>Module</u>	<u>Input</u>	<u>Output</u>
SUDS (Drawing System)	Keyboard	Text description of drawings
M (Macro Expander)	Text description of drawings Hand layout	Macro call structure Macro definition listing Signal cross reference
R (Router)	w - - - m - Chip definitions Hand routes Connection list Previous machine state	Connection list - - - - - w Run list Summaries and statistics Board state
ECO (Change Generator)	Previous board state Current board state	Unwrap list Wrap list
TRL (Run Simulator)	Selected run descriptions	Graphical waveforms

### S-1 DESIGN SYSTEM STATISTICS

	<u>SUDS</u>	<u>M</u>	<u>TRL</u>	<u>O</u>
Programming language used	FAIL	PASCAL	PASCAL	PASCAL
Program sizes (lines)	30K	10K	15K	2K
Programming time (man-months)	Unknown	5	6	2
Compute time per signal run, msec. (IBM 370/168)	30 hrs total (DEC KL-10)	28	64	1000

### S-I MARK I DESIGN STATISTICS

Object machine size	5500 16-pin DIPS; 20K signal runs
Low level drawings (architecture-independent)	130
High level drawings (technology-independent)	150
Design time (man-months)	24
Layout time (men-months)	3

**HIDRIS, An Interactive IC Design System**  
(E. Slutz)

**HIERARCHICAL DESIGN STRATEGY**

**CURRENT IC DESIGN**

OFTEN NO INTEGRATED SYSTEM

HIGH-VOLUME: HAND LAYOUT/DIGITIZING

LOW-VOLUME: MASTERSLICE OR ROW BASED

MINIMAL USE OF CIRCUIT SIMULATION

LITTLE OR NO HIGH-LEVEL VERIFICATION

**TOP-DOWN DESIGN**


**BOTTOM-UP IMPLEMENTATION**

**POTENTIAL ADVANTAGES**

CORRECTNESS

SPEED

COMPLEX IC's (10-50K GATES)



**SYSTEM CHARACTERISTICS**

TOTAL DESIGN ENVIRONMENT

LOW & HIGH VOLUME

ALLOW COMBINATION OF MANUAL AND AUTOMATIC LAYOUT

DYNAMIC DESIGN RULE VERIFICATION

DYNAMIC CHECK OF CONNECTIVITY

FUNCTIONAL VERIFICATION BY LOGIC & CIRCUIT SIMULATION





TECHNOLOGY INDEPENDENT

INTERACTIVE GRAPHICS ESSENTIAL

INTERFACE TO EXISTING PROGRAMS

—(DDL, TESTAID, SPICE, MOTIS, ETC.)

DESIGNER AT 1 LEVEL OF ABSTRACTION AT A TIME



**GRAPHICS COMMANDS****CONSTRUCTIVE:**

**PLACE**  
**BUILD**  
**MODIFY**  
**DELETE**  
**CONNECT**

**VIEWING:**

**ZOOM**  
**LAYERS**  
**RULER**  
**LABEL**

**AUTOMATED DESIGN ALGORITHMS**



PLACEMENT AND ROUTING OF ARBITRARY RECTANGLES  
 AREA ESTIMATION FOR OPTIMAL SHAPE DETERMINATION  
 SUBCIRCUIT OUTPUT IN **SDL** TO **DDL**, **TESTAID**, **MOTIS**, **SPICE**

**TRANSLATION:**

**MOVE**  
**ROTATE**  
**MIRROR**

**ADJUST**

**MEASUREMENT:**  
**MEASURE**

**MANUAL LAYOUT PROCEDURE****PHASE 1:**

- 1 ESTIMATE SIZE AT EVERY LEVEL
- 2 INITIAL PLACEMENT
- 3 DETERMINE SHAPES FOR DENSE PACKING
- 4 2 & 3 FOR EACH COMPONENT AT THIS LEVEL
- 5 DO FOR ALL LEVELS DOWN
- 6 REITERATE WITH NEW SIZE ESTIMATES'

**PHASE 2:**

BOTTOM UP IMPLEMENTATION  
 AND OPTIONALLY  
 CELL MODIFICATION

**CURRENT STATUS****SUBSYSTEMS IMPLEMENTED:**

**SDL COMPILER / MACRO EXPANDER**  
**INTERFACE TO TESTAID**  
**IC LAYOUT NUCLEUS**  
**AUTOMATED LOGIC DIAGRAMS**  
**DDL COMPILER / SIMULATOR**

**UNDER DEVELOPMENT :**

INTERACTIVE DESIGN SPECIFICATION  
 AUTOMATED IC LAYOUT ALGORITHMS  
 INTERACTIVE COLOR GRAPHICS

## PARTITIONING ALGORITHMS

- Used to assign components to modules'
- Can apply at Several levels
- Will look at components on boards

### Types of Algorithms

#### Constructive

- Sequential
- Parallel

#### Improvement

- Iterative
- Interactive

### Sequential Constructive

Assumes that:


- A complete logic diagram exists
- A connection limit exists
- A space limit exists

- It attempts to minimize the number of boards.
- It assigns components to a board until the board fills then starts the next board.
- It assigns components when they are heavily connected, and add minimally to constraints.

### An implementation

Start with board 1.

1. Select a seed component.
  - Random
  - User input
2. Assign the component to the board,
3. Update the external connection list.
4. Update possible component list.
5. Select the next component.
  - Connections added
  - Space available?
  - Board full?



Seed = 2

External connections = B, C, F, H

Possible next components = 1, 4, 5

### Results

- System with about 1000 ECL gates
- 100 connections per board limit

space (ics)	manual (ics/board)	sequential (ics/board)
18	17	15
55	33	17

### Advantages

- Fast
- Easy to implement
- Always finds a feasible partition

### Parallel Constructive

Assumes that:

A complete logic diagram exists

A connection limit exists

A space limit exists

It attempts to find a valid partition onto a given number of boards.

It constructs all the boards in a parallel manner so assignment decisions can be made based on information in all boards instead of just one board.

### An implementation

#### Phase 1

1. Select a target number of boards.
2. Seed each board.
  - Random
  - User Input
3. Pick a new component for each board.
  - Much like sequential selection
  - Do not place any components that connect to more than one board
4. Repeat until no more components can be placed.

#### Phase i?

the remaining components were not placed because

- They connect to components on more than one board
- They do not fit on the board they connect to
- they do not connect to any placed component

Place the remaining components by finding the board it fits on the best.

- Place heavily connected components first
- Look at
  - Connections added
  - Space added
  - Board fullness
- If a component will not fit anywhere then the partitioning has failed

### Results

- System with about 1000 ECL gates
- 100 connections per board limit

space (ics)	manual (ics/board)	parallel (ics/board)
18	17	15
55	33	17

#### Advantages

- Easy to implement
- Each iteration is fast

#### Disadvantages

- May not succeed

### Improvement Algorithms

#### Assume that:

- Some initial partitioning • xistr
  - Random
  - Constructive
  - Manual
- A connection limit • xirtr
- A • pacolimit exists

Attempt to improve the partitioning by rearranging components in some manner.

### Interactive Improvement

- (In initial partition is formed using a constructive algorithm)
- The user removes components interactively
  - Limits are checked
- The user can replace these components by hand
  - again limits are checked
- The components can be replaced automatically using the last phase of the parallel algorithm

### Pairwise Interchange

1. Pick two components
2. Test to see if interchanging them will improve the partitioning
3. If yes then interchange them
4. Repeat 1-3 until
  - Time limit
  - Interchange limit

### User lots of time

### Problems

- Reliability
- Testability
- Use of standard OR repeated boards

### future Work


- Use of hierarchical design information
- Interactive program
- Bit slicing
- Logic structure,recognition


### Hierarchical Logical Description Tree



- Functional grouping
- Structural Information

### Physical Tree





## DESIGN INFORMATION

**STRUCTURE**  
(CONNECTIVITY)  
(BLOCK DIAGRAMS)

**BEHAVIOR**  
(FUNCTIONAL SPECIFICATION)  
(SIMULATION MODEL)

## PROBLEM :

MULTIPLE REPRESENTATION FOR  
STRUCTURE AND BEHAVIOR

## RESULT :

DESIGNER HAS TO RECODE DESCRIPTION  
TO SAVE TIME, DO NOT USE SOME TOOLS

## THE GOAL:

A SINGLE LANGUAGE FOR STRUCTURE: SDL

A SINGLE LANGUAGE FOR BEHAVIOR: ADLIB

## ADVANTAGES


- A SINGLE NOTATION
- SAVES TIME
- ALLOWS USE OF LARGE NUMBER OF TOOLS
- PROMOTES EASY DESIGN INTERCHANGE
- ALLOWS CONSISTENCY CHECKS
- HAVE AUTOMATED MAPPING THRU MACRO-EXPANSION

## STRUCTURAL DESCRIPTION

- SUBSYSTEMS (BLACK 'BOXES')  
--> COMPONENTS
- EXTERNAL CONNECTIONS  
--> EXTERNAL CONNECTORS
- CONNECTIONS BETWEEN SUBSYSTEMS  
--> NETS AND BUSSES

## ABSTRACTION LEVELS

- ARCHITECTURE
- REGISTER
- LOGIC DESIGN
- CIRCUIT



```

USER:"WMUC";
(* GENERAL CIRCUIT INFORMATION FOLLOWS *)
NAME:MULT4;
PURPOSE:ICDESIGN;
LEVEL:CHIP;


(* DESCRIPTION OF EXTERNAL CONNECTORS FOLLOW *)
EXT:EC:A1,A2,A4,A8,B,CLK,CLR,PRODUCT,V,GND;
INPUTS:EC.(A1,A2,A4,A8,B,CLK,CLR);
OUTPUTS:EC.PRODUCT;

(* DECLARATION OF THE PRIMITIVE COMPONENT TYPES FOLLOWS *)
TYPES:MULTI,MAND,INV;

(* DECLARATION OF COMPONENTS AND THEIR TYPES FOLLOWS *)
MULTI:M<1:3>;
INV:G2;
MAND:G1;
END;

(* CONNECTIVITY BETWEEN COMPONENTS FOLLOWS IN TERM OF NETS *)
NETSEGMENT:
N1=EC.A1,M<1>.A;
N2=EC.A2,M<2>.A;
N3=EC.A4,M<3>.A;
N4=EC.A8,G1.A;
N5=EC.B,G1.B,M<1:3>.B;
N6=M<1>.P,EC.PRODUCT;
N7=EC.C,K,M<1:3>.CLK;
N8=EC.CLR,M<1:3>.CLR;
N9=M<1>.PP,M<3>.P;
N10=M<2>.PP,M<3>.P;
N11=G1.0,G2.1;
N12=G2.0,M3.PP;
ENDNETS;
ENDC;

```



(\* SDL NAND CIRCUIT DESCRIPTION \*)
NAME:NAND;
PURPOSE:ICDESIGN;
LEVEL:TRANS;

(\* EXTERNAL CONNECTOR INFORMATION \*)
EXT:EC:A,B,O,U,GND;
INPUTS:EC.<A,B>;
OUTPUTS:EC.O;

(\* COMPONENT TYPES AND COMPONENT DECLARATIONS FOLLOW \*)
TYPES:TP,TN;
TN:NA,NB;
TP:PA,PB;

(\* CONNECTIVITY OF CIRCUIT FOLLOWS \*)
NETSEGMENT;
N1=EC.A,PA.O,NA.G;
N2=PA.D,PB.D,NA.D,EC.O;
N3=EC.GND,NB.S;
N4=EC.U,PA.S,PB.S;
N5=EC.B,PB.G,NB.G;
N6=NA.S,NB.D;
ENDNETS;
ENDC;

## CURRENT STATUS

---

COMPILER/SYNTAX CHECKER OPERATIONAL ON  
DEC 20 SYSTEM  
IBM 370/168  
HP 3000  
HP 1000

INTERFACES BUILT TO

SPICE (CIRCUIT ANALYSIS)  
TESTAID (LOGIC SIMULATOR, FAULT,  
TEST GENERATION)

INTERFACES PLANNED :

NOTIS (MOS TIMING SIMULATOR)  
CALMOS (IC LAYOUT)  
SICLOPS (IC LAYOUT)

DDL-P, an RTL Behavioral Description Language  
(W. Cory)

**DDL-P: DIGITAL DESIGN LANGUAGE**

A behavioral description language  
for digital systems

- Finite state machine notation
- Parallelism
- Language design considerations

References:

D.L. Dietmeyer and J.R. Duley, "Register Transfer Languages and Their Translation in DIGITAL SYSTEM DESIGN AUTOMATION: LANGUAGES, SIMULATION AND DATA EASE," Computer Science Press, Inc., 1975, pp. 117-218.

W.E. Cory, J.R. Duley, and W.M. vanCleemput, "AN INTRODUCTION TO THE DDL-P LANGUAGE," Stanford University, CSL, March 1979, 97 pp.

W.E. Cory, J.R. Duley, and W.M. vanCleemput, DDL-P COMMAND LANGUAGE MANUAL, Stanford University, CSL, March 1979, 39 pp.

Brief history of DDL

- Formulated by Jim Duley, U. Wisconsin 1967
- Some work by Jim Duley, Don Dietmeyer, R.L. Arndt, L.E.R. Soares at U. Wisconsin
- Large subset implemented at H.P. Labs in 1971-73 by Jim Duley, Becky Clark, and John Welsch
- Rewritten in Pascal at Stanford by Warren Cory in 1978

**DDL SYNTAX**

COMMENTS enclosed in quotes

- THIS IS A COMMENT.
- COMMENT TO END OF LINE...  
(NO TRAILING QUOTE REQUIRED)

IDENTIFIERS - start with a letter  
- up to 132 alphanumeric characters

**A**  
**B**  
REG  
NamesCanBeQuiteLong

**CONSTANTS**

Length-Base-Value

1B1	1
6D22	010110
8B101	00000101
2B101	01
16Q2321	000000010111001
1101367	01011110111
6H3C	111100
8B.101	10100000
2B.101	10
10H.74	0111019800
100	000000001100100

**OVERVIEW** - DDL Description has following sections:

REGISTER	Synchronous flip-flops
MEMORY	Asynchronous latches
TERMINAL	Combinational networks
OPERATION	Define transfers which may occur, optional timing information
CONTROL	Finite state machine controlling use of previously defined facilities

**MEMORY/REGISTER DECLARATIONS**

```

  REGISTER A, B, C,
  MEMORY DC5: 103, EC16:0], 
          FE10], 'equivalent to FC1:10]
          GE0:1023,15:0]
END

```

**TERMINAL DECLARATIONS**

**TERMINAL**

```

  'Inputs, function not specified'
  H, IC5:20], JC0:10,5:0],
  ONEC1:8] = 8B1,
  XL17 = X{17,
  SUMXYE1:16] = X(+Y TAIL 16,
  'Some input's unspecified'
  SUM(X,Y)E1:12] = (10D0 CON X(+Y) TAIL 12
END

```

**BOOLEAN EXPRESSIONS - FACILITY REFERENCES**

```

  assume declaration
  • REGISTER A, B, C, DC5:103, EC16:0], FC107,
    GE0:1023,15:0] END
  • TERMINAL SUM(X,Y)E1:12] = X(+Y TAIL 12 END
  A
  DE6]
  EC10:7]
  F
  GE1000:14]      GE1000:14]
  G[1,15:3]        G[1,15:3]
  GE25]
  SUM(E,GD])
  G E D E C CON D + B (+) 2 ] , F : EC4:0] ]

```



**ADLIB/SABLE, a Multilevel Functional Simulator  
(D. Hill)**

**SABLE**

**STRUCTURE AND BEHAVIOR LINKING ENVIRONMENT**

DWIGHT D. HILL  
WILLEM VANCLEEMPUT

STANFORD UNIVERSITY

**INTRODUCTION**

**USEFULNESS OF SIMULATION**

**PROBLEMS WITH EXISTING SIMULATORS**

- NARROW PHASE OF DESIGN
- FLAT STRUCTURE - HIGH COMPUTATION LOADS
- FRAGMENTATION OF DESIGN
- COMPATIBILITY CHECKING DIFFICULT

**GOALS OF SABLE PROJECT**

- USEFUL FROM CONCEPTION THROUGH MAINTENANCE
- CAPTURE DESIGN EARLY
- MERGE STRUCTURE WITH BEHAVIOR
- ACCURATE MODEL
  - OMIT NOTHING IMPORTANT
  - INTRODUCE NO ARTIFACTS
- SUPPORT ALL LEVELS OF ABSTRACTION
- ALLOW MIXING OF LEVELS
- REASONABLY EFFICIENT
- EASY TO LEARN, USE, READ

**APPROACH**

- VERY GENERAL MODEL
- NO STRUCTURE CONSTRAINTS
- GENERAL PURPOSE HIGH LEVEL LANGUAGE
- NO LEVEL SPECIFIC FEATURES
- EXTENDABLE

**SABLE MODEL OF COMPUTER SYSTEMS**



- MANY INDEPENDENT PROCESSES
- INTERCONNECTED WITH "NETS"
- SYNCHRONOUS OR ASYNCHRONOUS
  - CLOCK DRIVEN
  - STIMULATION DRIVEN
- NETS CARRY DATA AND CONTROL
- ARBITRARY TIME SCALE

**USER INTERFACE**

- STRUCTURE
  - SDL = "STRUCTURAL DESIGN LANGUAGE"
  - GRAPHICAL EDITOR
- BEHAVIOR
  - PASCAL BASED LANGUAGE

**STRUCTURE EDITOR • SDS II**

- RUNS ON TEK 4014
- MANIPULATE POLYGONS, LINES AND TEXT
- "PUSH" AND "POP" OPERATIONS
- HIERARCHICAL DESIGN
- MACRO EXPANSION
- GENERATES SDL
- WORKS WITH OTHER B.A. TOOLS



**'ADLIB' • A DESIGN LANGUAGE FOR INDICATING BEHAVIOR**

- CONTAINS PASCAL (ALMOST)
- USER DEFINED TYPES
- TYPE CHECKING ENFORCED
- FLEXIBLE CONTROL STRUCTURE
- SMALL LANGUAGE
- ADDED FEATURES
  - COMMUNICATING VIA NETS
  - COROUTINES

**FORMAT OF AN ADLIB PROGRAM**

- GLOBAL INFORMATION SHARED BETWEEN COMPONENTS
- NET TYPE DEFINITIONS
- CLOCK DEFINITIONS
- TYPES, CONSTANTS, VARIABLES, ROUTINES
- COMPONENT TYPE DEFINITIONS
- NO "MAIN BODY"

**NET TYPE DEFINITIONS (NETTYPES)**

- DATA STRUCTURE + INTERPRETATION
- INTERFACE BETWEEN COMPONENTS
- LEVEL OF COMPONENT = LEVEL OF NETTYPES
- COMPACT APPROXIMATION = HIGH LEVEL
  - BOOLEAN / MULTI-VALUED
  - CHAR / SET OF BITS

```

ADLIB CONTROL PRIMITIVES
ASSIGN      ASSIGN REGA • REGB TO BUS SYNC CLK PHASE 2
ASSIGN RISING TO OUT DELAY 3.0E-10
WAITFOR    WAITFOR INTERRUPT SYNC
           WAITFOR ENABLE CHECK ENABLE

BEGIN
WHILE TRUE DO CASE CNTRL OF
  PATH1 : BEGIN
    PERMIT(CHANNEL_A);
    WAITFOR CNTRL PATH1 CHECK CNTRL;
    INHIBIT(CHANNEL_A);
  END;
  PATH2 : BEGIN
    PERMIT(CHANNEL_B);
    WAITFOR CNTRL PATH2 CHECK CNTRL;
    INHIBIT(CHANNEL_B);
  END;
END; (* OF CASE *)
END;


NETTYPE
BYTE-BUS = SET OF [BIT1,BIT2,BIT3,BIT4,BIT5,BIT6,BIT7,BIT8];
SELECTOR-NET = (PATH1,PATH2);
BOOLNET = BOOLEAN;

COMPTYPE MULTIPLEXOR;
INPUT
DATA1, DATA2 : BYTE-BUS;
CNTRL : SELECTOR-NET;
OUTPUT
DATA-OUT : BYTE-BUS;

SUBPROCESS
CHANNEL_A : TRANSMIT DATA1 TO DATA-OUT DELAY 10.0;
CHANNEL_B : TRANSMIT DATA2 TO DATA-OUT DELAY 10.0;

SUBPROCESSES (CONT)
EACH HAS NAME
CONTROLLED WITH 'INHIBIT' AND "PERMIT"
RUN INDEPENDENTLY OF RAIN BODY
NON - PROCEDURAL

```




```

TRANSLATOR SPLITTER:
INPUT
BUS : BYTE-BUS;
OUTPUT
OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8: BOOLNET;
BEGIN
WHILE TRUE DO BEGIN
  ASSIGN (BIT1 IN BUS) TO OUT1;
  ASSIGN (BIT2 IN BUS) TO OUT2;
  ASSIGN (BIT3 IN BUS) TO OUT3;
  ASSIGN (BIT4 IN BUS) TO OUT4;
  ASSIGN (BIT5 IN BUS) TO OUT5;
  ASSIGN (BIT6 IN BUS) TO OUT6;
  ASSIGN (BIT7 IN BUS) TO OUT7;
  ASSIGN (BIT8 IN BUS) TO OUT8;
  WAITFOR CHECK BUS;
END;

```

TRANSLATORS  
SAME FORMATS COMPTYPES  
TRANSLATE BETWEEN NETTYPES  
INSERTED TO PRODUCE MULTI-LEVEL SIMULATION



EXPERIENCE  
USERS KNEW PASCAL  
BASIC IDEAS GRASPED QUICKLY  
INTERACTING COMPONENTS WITH PRACTICE  
FAST INTERACTION APPRECIATED  
PREPROCESSOR PROBLEMS  
LACK OF BITMANIPULATION FACILITIES

CONCLUSIONS  
BASIC PRINCIPLES SOUND  
IMPLEMENTATION ADEQUATE, BUT  
BETTER DIAGNOSTICS  
PREFINED BIT MANIPULATION  
INTEGRATED TESTING PACKAGE

FUTURE MAY INCLUDE NON-SIMULATION SUPPORT  
SYMBOLIC EXECUTION  
ANALYSIS AND REWRITING  
DESIGN RULE CHECKING  
VERIFICATION



SUDS-L An Interactive Design Specification Tool  
(H. Wolf)

## IDSPEC IC DESIGN SYSTEM


Interactive design specification,  
simulation and layout of  
integrated circuits.


### SUDS-II Editor

- \*GENERAL
- \*PORTABLE (PASCAL)
- \*CAPTURES CONNECTIVITY AND DESCRIPTION INFORMATION



COLLECT COPY DELETE INTERPRET MAGNIFY MOVE POP PUSH EXIT  
 LINE STRUCTURE BOX DRAWING DISK FIGURE  
 FOPENHDIR DISK FIGURE  
 ALL NONE BOX NET COMPONENT EXTERNAL\_CONTACT COMMENT  
 ALL NONE COMPONENT NAME COMPONENT\_TYPE NET\_NAME PIN\_NAME OUTPUT\_INDIC EXT\_CONNECTNAME EXT\_PNAME ARE COMMENT






```


USER:"W1W_ESO."
NAME:RSFF;
PURPOSE: TEST;
LEVEL: GATE;
EXT:CONN:S,P,Q,Q_BAR,CLK;
TYPES: 7104, 7410;
7404: 12, 11;
7410: G2, G1;
END;
NETSEGMENT;
CLK = G1.B, G2.B, .CLK;
Q= .Q, G1.Q, G2.Q;
Q_BAR= .Q_BAR, G2.Q, G1.Q;
R = .I2.SPN0000..R;
R_BAR= G2.R, I2.SPN0002;
S= I1.SPN0001, .S;
S_BAR= G1.A, I1.SPN0000;
ENDC;
CEND;

```




\* 3 main problems

- 1) state assignment
- 2) minimization
- 3) partitioning in mapping





Ex.



BLACKJACKMACHINE

5 QUALIFIERS  
10 CONTROL SIGNALS

STATE MACHINE





MINIMIZATION

## 1. QUINE-McCLUSKY Method

- \* generate all prime implicants and then obtain a minimal covering
- \* gives an optimum solution
- \* costly in storage and time

## 2. Heuristic Algorithm

- \* # of products is important
- ⇒ the cost function is simplified by assigning equal weight to every implicant

EX.




XY \ Z	00	01	11	10
0	0	1	1	0
1	1	1	0	0

$$\begin{aligned} F &= \bar{X}\bar{Y} + \bar{X}\bar{Y}Z + X\bar{Y}\bar{Z} \\ &= \bar{X}\bar{Y} + \bar{X}Z + Y\bar{Z} \end{aligned}$$

MAPPING

## 1. Partitioning

## 2. PLA or PAL



- \* requirement
    - i) simple
    - ii) fast
    - iii) use less storage
    - iv) hazard free
- 
- PROGRAM
- Modulo 3/4 counter
- ```

graph TD
    START([START]) --> Initialize[Initialize]
    Initialize --> Prompt[Prompt for input file]
    Prompt --> Interpret[INTERPRET]
    Interpret --> StateAssignment[State assignment]
    Interpret --> GenerateOutput[Generate output eq's]
    Interpret --> GenerateFF[Generate FF eq's]
    StateAssignment --> STOP([STOP])
    GenerateOutput --> STOP
    GenerateFF --> STOP
    
```

1. state flow table  
2. qualifiers  
3. intermediate output eq's.

1. does not accept the identical code for two different states  
2. check the bit distances  
3. generate unused codes
- 
- TERMINAL
- SEL, Z3, Z4
- CONTROL
- A : /  
 B : /  
 C: ^SEL^ → D ; Z3 @,-,A./.  
 D : Z4 @,-,A./. \$

## Ex. Modulo 3/4 COUNTER

\*\*\* STATE TRANSITION \*\*\*

1. A(00)/B
2. B(11)/C
3. C(01)/D,A
4. D(10)/A

\*\*\*\*\*

1. C/D = SEL
2. C/A = -SEL

\*\*\* STATE ASSIGNMENT SUMMARY \*\*\*

1) WARNING : MORE THAN 1 VAR TABLE CHANGES IN A TRANSITION

1. 2 VARIABLES CHANGE FROM A(00) TO B(11).
2. 2 VARIABLES CHANGE FROM C(01) TO D(10).

2) UNUSED CODES FOR STATE ASSIGNMENT

NONE

C OUTPUT EQUATIONS &gt;

1.  $7.3 \approx -Q2*Q1*-\text{SEL}$
2.  $24 \approx Q2*-\bar{Q}1$

&lt; JK FF EQUATIONS &gt;

1.  $J1 = -Q2*-\bar{Q}1 + d(Q2*Q1 + -Q2*Q1*(-\text{SEL}) + -Q2*Q1*\text{SEL}) \Rightarrow -Q2$
2.  $K1 = -Q2*Q1*(-\text{SEL}) + -Q2*Q1*\text{SEL} + d(-Q2*-\bar{Q}1 + Q2*-\bar{Q}1) \Rightarrow -Q2$
3.  $J2 = -Q2*-\bar{Q}1 + -Q2*Q1*\text{SEL} + d(Q2*Q1 + Q2*-\bar{Q}1) \Rightarrow -Q1 + \text{SEL}$
4.  $K2 = Q2*Q1 + Q2*-\bar{Q}1 + d(-Q2*-\bar{Q}1 + -Q2*Q1*(-\text{SEL}) + -Q2*Q1*\text{SEL}) \Rightarrow 1$

&lt; D F F EQUATIONS &gt;

1.  $D1 = -Q2*-\bar{Q}1 + Q2*Q1$
2.  $D2 = -Q2*-\bar{Q}1 + -Q2*Q1*\text{SEL}$

&lt; T F F EQUATIONS &gt;

1.  $T1 = -Q2*-\bar{Q}1 + -Q2*Q1*(-\text{SEL}) + -Q2*Q1*\text{SEL}$
2.  $T2 = -Q2*-\bar{Q}1 + Q2*Q1 + -Q2*Q1*\text{SEL} + Q2*-\bar{Q}1$

NORMAL TERMINATION

IN STATEMENT 553 OF . MAIN. AT LEVEL 0


## FASBOL STATISTICS SUMMARY-

1358 MS. EXECUTION TIME  
 1342 STATEMENTS EXECUTED  
 290 STATEMENTS FAILED  
 5 REGENERATIONS OF DYNAMIC STORAGE  
 1011 MICROSECONDS AVG. P E R STATEMENT

"INTEL 8008"

## CONTROL

- M1T1 : HS1, PCLOUT, ^INT^ HSO, CLCY, SIFF, INCPC, C I F F . /  
 M1T2 : HSO, SPC I, PCOUT, I NCPC, INTC /  
 M1TW : RDYE, RDY^ FETCH, STOIR, STORB, ->M1T3; ->M1TW. /  
 M1T3 : HS2, RDYC, INTI, ^ APR+ROT ARA ,  
 ^RST^ PUSH, CLPRA ,  
 ^HLT^ HS1, ^INT^ ->M1T1; ->M1T3. ;  
 ^H2^ ->M2T1, ^RCF^ ->M1T1. /  
 M1T4 : HS2, HS1, HSO, ^SSSRB, ^INR+DCR^ DDDR4, .  
 ^RTG^ POP, ^RST^ RAPCH, ^LMR^ ->M2T1. /  
 M1T5 : HS2, HSO, ^LRR^ RBDODD, . ^ IIR^ INRAD, ^DCR^ DCRSUR, .  
 ^APR^ ALUOP, ^ROT^ ROTRA, ^RST^ RBBPCL, . -> M1T1/  
 M2T1 : HS1, ^MR1^ LOUT, ^INP+OUT^ AOUT,  
 PCLOUT, ^IFF^ HSO, CLCY, INCPC, . /  
 M2T2 : HSO, ^MR1^ ^LMR^ SPCW, SPCR, HOUT,  
 ^INP+OUT^ RROUT, ^SPCR, PCOUT, INCPC, /  
 M2TW : RDYE, ^RDYC^ ^LMR^ RROUT, ^INP+OUT^ I-ETCH, STORB, . , ->M2T3;  
 ->M2TW /  
 M2T3 : HS2, RDYC, ^APM+AP I ARA ,  
 ^M3^ ->M3T1, ^LMR+OUT^ ->M1T1. /  
 M2T4 : HS2, HS1, HSO, ^INP FFIOUT /  
 M2T5 : HS2, HSO, ^LMR^ LR I RBDODD, . ^APM+AP I^ ALUOP, .  
 ^INP^ RBA, . ->M1T1/  
 M3T1 : HS1, ^LM1 LOUT, PCLOUT, ^IFF^ HSO, CLCY, INCPC, . /  
 M3T2 : HSO, ^LM1 SPCW, HOUT, SPCR, PCOUT, I NCPC /  
 M3T3 : RDYE, ^RDYC^ ^LM1^ RROUT, ^SPCR, PCOUT, STORB, . ->M3T3;  
 ->M3TW /  
 M3T4 : HS2, RDYC, ^ALSUB^ PUSH, ^LM1+JCF^ ->M1T1. /  
 M3T5 : HS2, HSO, RSPCL, . ->M1T1/ 4






Timing Verification in the SCALD System  
(T. McWilliams)


TIMING VERIFICATION IN THE SCALD SYSTEM

- CHECKS ALL TIMING CONSTRAINTS IN LARGE DIGITAL SYSTEMS, TAKING INTO ACCOUNT:
- COMPONENT TIMING PROPERTIES
  - PROPAGATION DELAYS
  - SETUP AND HOLD CONSTRAINTS
  - MINIMUM PULSE WIDTH CONSTRAINTS
- WIRE DELAYS
- USER-SPECIFIED LIMITS
- CALCULATED VALUES BASED ON ROUTING, CAPACITANCE, AND TRANSMISSION LINE CHARACTERISTICS
- ADDITIONAL DESIGNER-SPECIFIED CONSTRAINTS

TIMING VERIFIER - SIGNAL VALUES

| VALUE | MEANING                   |
|-------|---------------------------|
| 0     | FALSE                     |
| 1     | TRUE                      |
| S     | STABLE                    |
| C     | CHANGING                  |
| R     | RISING EDGE               |
| F     | FALLING EDGE              |
| U     | UNDEFINED (INITIAL VALUE) |



EXAMPLE SCALD MACRO DEFINITION-SIMPLE PROCESSOR

## EXAMPLE SIGNALS

NAME.C1-2 L & A I  
XYZ .C4-7 L&N  
CONTROL .VI-1.5,4-4.5

## EVALUATION DIRECTIVES

| EVALUATION DIRECTIVE | MEANING                                                       |
|----------------------|---------------------------------------------------------------|
| A                    | CHECK THAT OTHER INPUTS ARE STABLE WHEN CLOCK IS ASSERTED     |
| N                    | CHECK THAT OTHER INPUTS ARE STABLE WHEN CLOCK IS NOT ASSERTED |
| I                    | IGNORE OTHER INPUTS, JUST USE CLOCK                           |
| E                    | EVALUATE OTHER INPUTS WITH CLOCK                              |

Data Base Considerations for VLSI Design  
(L. Scheffer)

**Data Base Considerations for VLSI Design**

- 1) Need for additional data**
- 2) A possible structure for the data base**
- 3) A new methodology for design**
- 4) Plans for research**

**The magnitude of the problem**

- 1) Example - Typical chip in production today**
  - a) Smallest legible plot is 3 meters on a side**
  - b) 6 micron geometries, 5000 microns (200 mils) on a side**
  - c) 16000 transistors, about 1/2 random logic**
  - d) Took 5 man-years to develop**

Suppose we had a design system that incorporated all features we

have seen at this meeting, so that given a chip of this size:

- 1) Monday, do algorithmic, functional and logical design**
- 2) Tuesday, we do circuit design**
- 3) Wednesday, we do the artwork**
- 4) Thursday, write test sequences**
- 5) Friday, debug it**

This is roughly a 250 times improvement over current methods

How long does it take to design a ULSI chip?

*200 years!*

Why Consider a Unified Data Base?

IC's have been designed for years with separate data bases:

- 1) Schematics ( In Notebook)**
- 2) Circuit Simulator Input**
- 3) Logic Diagrams**
- 4) functional Simulation Programs**
- 5) Test Vectors**
- 6) Artwork**

What are the problems with this arrangement?

- 1) No consistency
- 2) No error checking
- 3) No "MACRO" capability
- 4) Not in one place
- 5) No cohesive comments

Furthermore, problems will get worse as VLSI continues

- 1) No plots of chips
- 2) No complete schematics
- 3) Hierarchical form will be the only useful (possible) form

What demands will we make of the database?

- 1) Edit all information
- 2) Allow access by verification programs
- 3) Expand any subpiece, on any type diagram
- 4) Ask historical questions

Who last modified this and why?

- 5) Security
- 6) Simplify -- this is the only way design can be accomplished

What do we need for each module

- 1) One or more Jrtuork representations

a) multiple technologies

b) design rule checking

Why a procedure with each module?

c) multiple form factors

1) Allows generalization, which cuts down work

- 2) Schematics, on several levels

eg. N-bit adders, shifters, etc

a) Logic, several forms

2) Related concepts

b) Circuit level

a) N-bit devices (S-1 design system)

c) Register transfer

b) Stretchable Cells

- 3) Text

c) Auto-layout

a) Functional design

d) "Silicon compilers"

b) Comments

c) Test vectors for individual pieces

- 4) History

- 5) A Procedure, perhaps null (procedural attachment)

How does using a procedure instead of Jny of these other concepts help?

All of these concepts can be improved

- 1) N-bit adder could do lookahead correctly
- 2) Stretchable cells could fold as sizes got bigger, makes them more applicable
- 3) Auto-routing. NMOS is not used with auto-routing schemes since DC power is too great. Using this technique, we can
  - a) Route using standard cells
  - b) Calculate driven capacitance
  - c) Reduce power and cell size (and change topologies)
  - d) Iterate this process until no improvement is obtained
- 4) Silicon compilers. The attached procedure can also produce logic diagrams, test vectors, functional specs, etc.

Applications not done now.

#### Problems

##### A) Data Base itself

- 1) Huge amounts of data
- 2) Fast access for commonly asked questions
- 3) Must offer procedural attachment

##### B) Language

- 1) Must handle text
- 2) Must handle numerical calculations
- 3) Must handle (small scale) circuit simulation
- 4) Must handle artwork
- 5) And it must do all of these things well!!

#### Implementation Problems

##### 1) Commercial or Custom database

##### 2) Language

###### a) Standard language • library

Simula, Pascal

###### 3) Language designed for layout

###### a) Ron Ayers language, Caltech

###### b) This makes Jrtuork easy, but procedural attachment difficult

###### c) does not handle text, simulation well

**Placement and Routing of Arbitrary-Size Rectangular Blocks  
(B. Preas)**


**HIERARCHICAL INTEGRATED CIRCUIT LAYOUT**

- M.R.Y. LARGE SCALE INTEGRATION (100,000 TRANSISTORS)
- HIERARCHICAL DECOMPOSITION
- TOP DOWN DESIGN/BOTTOM UP IMPLEMENTATION

**LAYOUT OF ONE LEVEL**

- ARBITRARILY SHAPED RECTANGULAR BLOCKS
- FIXED CONNECTION POSITIONS
- ROUTING IN CHANNELS BETWEEN BLOCKS
- AUTOMATIC PLACEMENT AND ROUTING


CONTINUED



CHIP SURFACE

RADAR CONTROLLER

CHANNEL DEFINITIONS




CHANNEL POSITION GRAPHS

**PLACEMENT**

- FIND CHANNELS OF SEED
- INITIAL PLACEMENT
- PLACEMENT IMPROVEMENT

CONTINUED




INTERMEDIATE PLOT

RADAR CONTROLLER

50%

PARTIAL PLACEMENT



INTERMEDIATE PLOT


RADAR CONTROLLER

NEXT PARTIAL PLACEMENT

CONTINUED

## ROUTING

- . FIND CHANNEL ROUTING ORDER
- . INITIAL LOOSE ROUTE
- . LOOSE ROUTE IMPROVEMENT
- \* TRACK ASSIGNMENT




## ELECTRICAL WET

## RADAR CONTROLLER

LOOSE ROUTE OF ONE NET

CONTINUED




CUB CHANNEL WEIGHTS

RADARCONTROLLER

CHANNEL INTERSECTION GRAPH

CONTINUED




COMPLETE CHIP

RADARCONTROLLER

M M

## CONCLUSIONS

## HIERARCHICAL LAYOUT is PRACTICAL



| AYOUT<br>ETHOD         | COMPUTER<br>TIME<br>(MINUTES) | AREA<br>(SQ. MILS) | PERCENT<br>AREA |
|------------------------|-------------------------------|--------------------|-----------------|
| STANDARD<br>CELL       | a2                            | 15,375             | 100%            |
| HIERARCHICAL<br>METHOD | 16                            | 12,658             | 82%             |


## PROBLEMS

The SPRINT System for PC Design  
(K. Stevens)

**SPRINT SYSTEM STRUCTURE**

**Data Entry**

Interactive schematics drawing system  
Text Input via SDL (Structural Design Language)  
Possibility to interface to existing logic simulators  
(TEGAS, DLGSR, TESTAIDD, etc.,)  
Input compiler checks design for consistency



**Logical Library**

maps pin names into pin numbers  
loading data  
input/output definitions  
logical equivalence data (e.g. inputs of NAND gate)  
physical equivalence data (e.g. Vcc on more than one pin)  
synonyms (alternate component named: 7400, SN7400)  
possibility to store other data: power dissipation  
reliability  
cost  
vendor

**Physical Library**

exact pin coordinates  
placement obstruction size  
pad type definition (symbolic)  
via/routing obstructions  
silk outline

**Board Definition**

physical board outline  
logical board space  
connector location and characteristics  
via placement/routing obstructions  
pad size definition  
design rules (line widths and spacing)

**Design File**

central data base for a single PC design  
accessed by all programs  
optimized for PC design application  
hierarchy of subfiles and directories  
can be extended easily

**PLACER**

major phases:  
place critical components  
initial placement (manual/ auto)  
placement improvement (auto)  
  
manual change capability at all times  
free movement between phases

**Automatic Placement Capabilities**

user-defined placement cells  
user-defined placement restrictions  
initial placement: manual constructive algorithm  
random  
optimization: pairwise interchange  
wirelength minimization  
crossing count minimization  
hierarchical automatic placement of different-size  
components (including discretes)

**Manual Placement Capabilities**

move  
exchange  
delete  
rotate  
zooming  
rulers  
  
editing of old designs possible

**Routing Subsystem (SPROUT)**



Efficient heuristic line-search algorithm  
Based on user-defined grid  
Storage required: 12 bits/grid cell  
(60 kB for 10 x 10 inch board, 50 mil grid)  
Single line width in a run; several widths can be  
run consecutively  
Dynamic design rule checking  
Handles 1, 2 or 2n layers  
Automatic via elimination for short wrong-side segments  
Best-fit placement of vias  
User controls search depth, path refinement  
Can use off-grid vias

**Via Elimination**


Second-order optimization  
Graph model allows global minimization  
Critical segments not moved  
Design rules maintained

**Example**

|                        | T1  | T2   | H1   |
|------------------------|-----|------|------|
| Total # pins           | 610 | 1226 | 2506 |
| # LAYERS               | 2   | 2    | 2    |
| Gridsize (mil)         | 25  | 25   | 50   |
| Board area (sq. in.)   | 24  | 63   | 143  |
| # ICs                  | 20  | 49   | 150  |
| # discretes and others | 37  | 59   | 71   |
| sq. in. per sq. mil IC | .62 | .73  | .81  |
| CPU time (sec IBM 160) | 17  | 33   | 55   |
| X connection           | 98  | 96   | 85   |



BOARD DEFINITION



# PROCESS AND DEVICE SIMULATION

INPUT SAMPLE


Massimo Vanzi

## OVERVIEW

PROCESS SIMULATION (SUPREM)


DEVICE ANALYSIS (SEDA)

RESULTS AND APPLICATIONS



### EXAMPLE :

- Boron implantation
- Oxidation
- Arsenic diffusion




```

TITLE SUPREM EXAMPLE INPUT FILE
EQUIS 1111111, CONC=2113, ORNL=111
LOAD LUNH=72, TYPE=B
INPUT READOUT; TOTAL=N; CONC=N; NRED=6
MODEL NAME=MPI11, DSX0=4E10, DSXV=4E10, ESXD=3e56
SUPREM ION IMPLANTATION
SUPREM TYPE=IMPLANT, ILEM=111, TINC=70, CONC=1e20
SUPREM OXIDATION
SUPREM TYPE=OXD, ILEM=111, TINC=211, CONC=1e20, NRED=6
SUPREM REMOVE_OXOF, TINC=25
SAVE, LUNH=21, TYPE=B
END
  
```

### PROCESS MODELS :

- Ion Implantation
- Predeposition
- Oxidation / Drive In
- Epitaxial Growth
- Etching
- Oxide Deposition











### INPUT:

- Impurity Profile (SUPREM or analytical)
- Terminal Voltages
- Grid Specification
- Physical Model Specification
- Timestep

### TYPE OF DEVICE :

- NPN Bipolar Transistor
- PN Diode



## OUTPUT :

- $p, n, \psi$  (Dependent Variables)
- $J_n, J_p, \phi_n, \phi_p, E$
- Terminal Current Densities ( $J_c, J_b, J_e$ )
- Beta
- Junction Capacitances
- Sheet Resistances at each bias point
- Gummel Number t-5

## PHYSICAL MODELS :

- Shockley-Read-Hall Recombination with constant or concentration dependent lifetimes
- AUGER Recombination
- Band-Gap-Harriwing
- Mobility (concentration and field dependent)

## BASIC EQUATIONS

## Continuity :

$$\frac{d\rho}{dt} = -\frac{1}{q} \frac{dJ_p}{dx} - U$$

$$\frac{du}{dt} = \frac{1}{q} \frac{dJ_n}{dx} - U$$

## Transport :

$$J_n = q\mu_n n E + qD_n \frac{du}{dx}$$

$$J_p = q\mu_p p E - qD_p \frac{dp}{dx}$$




## Poisson :

$$\frac{\partial^2 \psi}{\partial x^2} = -\frac{q}{\epsilon} \left\{ \rho - u + N_D - N_A \right\}$$

```

TITLE      SEDAN I INPUT TEST
GRID      NREG=1, STSZ=.02, NSTP=50
GRID      NREG=2, STSZ=.01, NSTP=100
GRID      NREG=3, STSZ=.04, NSTP=50
LOAD      LUNI=22
DEVICE    TYPE=NPHT, DACO=1.2
PROFILE   TYPE=SUPR
BIAS      VBEF=0, VBEL=.7, VDES=.1, VCEF=0,
+          VCEL=2, VCES=1
MODEL    SRH=1, AUGE=1, DGHW=Y
PRINT     HEAD=Y, PRT1=Y
END



```






## OVERVIEW

DESCRIPTION & MOTIVATION  
MODELING EQUATIONS  
DISCRETIZATION GRIDS  
SOLUTION METHODS  
TANDEM

## PUNCH THROUGH

V<sub>ds</sub> = 1.5 VOLTSV<sub>ds</sub> = 5.8 VOLTS


## POTENTIAL ALONG PUNCH THROUGH CHANNEL




## MODEL EQUATIONS

$$\begin{aligned}
 \text{POISSON} \quad & -\vec{\nabla} \cdot (\epsilon \vec{\nabla} \Psi) = n - p - N \\
 \text{CONTINUITY} \quad & \frac{\partial n}{\partial t} = \frac{1}{q} \vec{\nabla} \cdot \vec{J}_n + G_n - R_n \\
 & -\frac{\partial p}{\partial t} = -\frac{1}{q} \vec{\nabla} \cdot \vec{J}_p + G_p - R_p \\
 \text{TRANSPORT} \quad & \vec{J}_n = -q \mu_n n \vec{\nabla} \Psi + q D_n \vec{\nabla} n \\
 & \vec{J}_p = -q \mu_p p \vec{\nabla} \Psi - q D_p \vec{\nabla} p \\
 \text{BOLTZMANN} \quad & n = n_i \exp[q(\Psi - \phi_n)/kT] \\
 & p = n_i \exp[q(\phi_p - \Psi)/kT]
 \end{aligned}$$


## DISCRETIZATION GRIDS




(a) Regular Rectangular




(a) Semi-regular Rectangular




(c) Rectangular



(d) Truncated Semi-regular Rectangular



(e) Relaxed Rectangular



(f) Triangular

## SOLUTION METHODS

## SYSTEM OF EQUATIONS :

SIMULTANEOUS - SIZE =  $3mn \times 3mn$   
 QUADRATIC CONVERGENCE

ALTERNATING - SIZE =  $3 * (mn \times mn)$   
 LINEAR CONVERGENCE


## MATRICES :

RELAXATION - SOR, SLOR, SBOR

DIRECT - LU DECOMPOSITION

ITERATIVE - STONE'S METHOD

## RESULTS OF- SAMPLE INPUT



STRUCTURE AND GRID

## TANDEM

## STATIC SOLUTION (POISSON)

## FINITE DIFFERENCE

## NON-PLANAR SURFCE


## SLOR

STORAGE -  $8mn$  VARIABLES

EXECUTION - 180 SEC ON HP2117F  
 25 SEC ON DEC-20


## DOPING PROFILES - DIFFUSION, IMPLANT, SUPREM

## OUTPUT - TERMINAL GRAPHICS



POTENTIAL CONTOURS

## SURFACE POTENTIAL




## SIMPLIFIED 2-D SIMULATION

**SAMPLE INPUT**

```

TITLE      SHORT CHANNEL MOSFET - IMPLANTED CHANNEL
STRUCTURE FILE.0UT=MOS1
SUBSTRATE CONCENTRATION=1E15 TYPE=P WIDTH=6 DEPTH=2.5
CHANNEL PEAKCONC=5E14 TYPE=P Y,PEAK=0 Y,STOP=2
SOURCE DIFFUSION PEAKCONC=1E19 TYPE=N WINDOW=4 Y,PEAK=0
+ Y,JUNCTION=1.5 X,ERIFCH
DRAIN DIFFUSION PEAKCONC=1E19 TYPE=N WINDOW=4 Y,PEAK=0
+ Y,JUNCTION=1.5 X,ERIFCH
INSULATOR SOURCE THICKNESS=.4 X,WINDOW=4 C,WINDOW=1
INSULATOR GATE THICKNESS=.1
INSULATOR DRAIN THICKNESS=.4 X,WINDOW=4 C,WINDOW=1
ELECTRODE SOURCE WIDTH=1 WORK,FUNCTION=2
ELECTRODE GATE WIDTH=3 WORK,FUNCTION=2
ELECTRODE DRAIN WIDTH=1 WORK,FUNCTION=2
OSS CONCENTRATION=5E10
GRID XGRD,MIN=.05 XGRD,MAX=.1 X,POINTS=70
YGRD,MIN=.02 Y,POINTS=70
END
SOLUTION FILE.0UT=MOS2
BIAS SUBSTRATE IMPURITY POTENTIAL=-1
BIAS SOURCE ELECTRODE POTENTIAL=0
BIAS SOURCE IMPURITY POTENTIAL=0
BIAS GATE ELECTRODE POTENTIAL=0
BIAS DRAIN ELECTRODE POTENTIAL=1
BIAS DRAIN IMPURITY POTENTIAL=1
END
PLOT,2D X,MIN=0 X,MAX=6 Y,MIN=-.4 Y,MAX=2.5 BOUNDARY GRID
END
PLOT,2D X,MIN=0 X,MAX=6 Y,MIN=-.4 Y,MAX=2.5
  BOUNDARY JUNCTIONS DEPLETION
  POTENTIAL MIN,VALUE=-.75 MAX,VALUE=1.5 OFL,VALUE=.25
  END
PLOT,1D POTENTIAL HORIZONTAL,RIGHT=2
  VERT,UNIT,MICRONS=1 VERT,UNIT=2
  X,MIN=2 X,MAX=4 Y,MIN=0 Y,MAX=1 MAXIMUM
  EXTREMA
  END

```



## CURRENT EFFORTS

## SINGLE CARRIER + POISSON

## AUTOMATIC GRID GENERATION

## NON-RECTANGULAR FINITE DIFFERENCE

## SIMPLIFIED 2-D ANALYSIS


## IMPORTANCE IN VLSI OF :

TWO-DIMENSIONAL DEVICE MODELING  
 LINKING OF PROCESS & DEVICE MODELING

**T.E.C.A.P.**  
**TRANSISTOR ELECTRICAL CHARACTERIZATION**  
AND ANALYSIS PROGRAMS

EBRAHIM KHALILY  
JULY, 1979

TECAP PRODUCES RELIABLE, THOROUGH, AND ACCURATE INFORMATION ON  
BIPOLAR AND MOS TRANSISTORS TO SUBSTANTIALLY INCREASE THE IC DESIGNERS  
UNDERSTANDING OF DEVICE PERFORMANCE AND COMPUTER AIDED DESIGN MODELS.  
APPLICATIONS:




T.E.C.A.P.

THE INTERACTIVE 9845/HP-IB BASED SYSTEM GIVES THE USER A QUANTITATIVE  
UNDERSTANDING OF THE PROCESS AND DEVICE PERFORMANCE THROUGH FOUR AREAS:

1. INTERACTIVE BASIC ELECTRICAL DC/AC MEASUREMENT
2. CAD MODEL PARAMETER EXTRACTION
3. MODEL/PARAMETER ANALYSIS
4. BASIC STATISTICAL DATA ANALYSIS

FEATURES:


- ACCURATE
- FAST
- INTERACTIVE
- MODULAR
- COMPATIBLE TO CAD PROGRAMS
- EASY TO USE
- EASY TO PROGRAM



BLOCK DIAGRAM OF THE SYSTEM.


CAPABILITIES

1. MOS DC MEASUREMENT
  - PARAMETER EXTRACTION
  - MODEL/PARAMETER ANALYSIS
2. BJT DC MEASUREMENT
  - PARAMETER EXTRACTION
  - MODEL/PARAMETER ANALYSIS
3. C-V MEASUREMENT
  - P-N JUNCTION CAPACITANCE
  - PARAMETER EXTRACTION
  - MOS GATE CAPACITANCE PARAMETER
  - EXTRATION
4. S-PARAMETER MEASUREMENT
  - CONVERSION TO Y, H, Z
  - HIGH FREQUENCY MODEL PARAMETER
  - EXTRATION




ID#: Dick CS-1/4  
E.K  
09/11/78 3:09 PM


I\_d vs V\_d MERSUREMENT



ID#: 2N-435 I  
E.K.  
11/30/78 1:19 PM




ID + : 2N-4351  
E.K.  
11/30/78 1:39 PM



EXTRACTION OF  $\beta$  AND  $V_{TO}$  FROM DRAIN-SOURCE CONDUCTANCE.

Date: 12/01/78 1:05 P M  
E.K.  
MOS DC PLAY BACK

— SIHU  
- - - H E R S




Beta0=1.48E-03 ;Vt0=+2.90 ;Phif=0.37 ;Gamma=2.670 ;Theta=0.016  
Gleff=1.00E+03 ;Ecrit=1.00E+04 ;Utra=1.00E+05 ;Cox=1.00E-15  
Rs= 0 ;Rd= 0 ;L=0.0010 ;Xj=0.00008 ;N Channel

Date: 12/01/78 1 : 18 P M  
E.K.

MOS DC PLRY BACK

— SIMU  
- - - MERS



Beta0=1.48E-03 ;Vt0=+2.90 ;Phif=0.37 ;Gamma=2.670 ;Theta=0.016  
Gleff=1.00E+03 ;Ecrit=1.00E+04 ;Utra=1.00E+05 ;Cox=1.00E-15  
Rs= 0 ;Rd= 0 ;L=0.0010 ;Xj=0.00008 ;N Channel

## A High-performance Raster-Scan Graphics System

Forest Baskett and Andreas Bechtolsheim  
Computer Systems Laboratory  
Stanford University

### Overview

#### Applications

- VLSI project - design automation
- TeX project - advanced text processing
- Highly interactive program environments


#### Initial configuration

VAX 11/780, DEC 20, or Foonly host computer  
Graphic system connected through parallel I/O port


#### Future configuration

Personal Computer System (Single User)  
Z-8000/68000 16 bit Processor  
Virtual Memory  
Hard Disk Storage  
Ethernet Connection  
Workstation Formfactor

Graphics System... Hardware Modules



Graphics System... Levels of Functionality



- Unload Host Processor
- Significant overhead can result
- Balance bandwidth, performance, and cost
- Average bandwidth decreases at higher levels
- Understand interface to Frame Buffer for future VLSI graphics processor

### Graphics System Functionality

#### High Resolution Frame Buffer

1024 \* 1024 pixels  
can be organized 512 \* 512 \* 4 for color

#### Monochrome Display

1024 \* 800 pixels visible area  
Interlaced or non-interlaced monitors  
1024 \* 224 pixels invisible area used for  
character sets, cursors, symbols, etc.

#### Color Display

612 \* 400 pixels visible area  
4 Bits per pixel, mapped into 65536 colors  
color map can be changed dynamically

#### Graphics Processor Characteristics

- provides high-speed frame buffer access & manipulation  
vector drawing rate 1 pixel per microsecond  
raster manipulation rate up to 16 pixels per microsecond  
fully "soft" character sets  
fast image transformations
- functional interface between host computer and frame buffer  
graphics processor handles all frame buffer accesses  
performs address mapping and bit shifting  
maintains queue of graphics instructions  
reduces host load

#### Graphics Input Device

Tablet or Mouse  
under control of host computer

### Hardware Overview

#### Two Modules

Graphics Processor  
Frame Buffer

#### Graphics Processor

microprogrammed, bit-slice machine  
16 bit data paths, 1.25 nsec cycle time  
1K by 40 bit Microstorage  
barrel shifter  
can control up to eight frame buffers

#### Frame Buffer

128 kByte dynamic RAM (1024\*1024)  
64 Mbit bandwidth  
programmable video controller  
Color Map with 16 entries  
6 bit Red, 6 bit Green, 4 bit Blue  
Function Unit  
performs raster operations (bit set, clear, xor, etc.)  
in a single read-modify-write cycle


#### Video Monitors

CPT monitor HRD 15/H  
"white", non interlaced, 8 by 10.5 inch  
\$900

Motorola M4408  
"green", interlaced, 8 by 10.5 inch  
\$475

Hitachi HM-2019  
high resolution mask  
25 MHz video bandwidth  
\$4100

Graphics System... Data Paths



### Graphics Processor Macro Instruction Set

#### Orthogonal Instruction Set

Frame Buffer Plane  
Current Location  
Graphical Object  
Graphical Descriptor  
Graphical Operation

#### Graphical Objects

Pixels  
Rasters  
Vectors

#### Graphical Descriptors

Define Access to Object  
Can be used for Automatic Current Location Update  
Example: Radius (Height, Width), Vectors (dX, dY)

#### Graphical Operations

Read Source Object  
Write Destination Object  
Erase Destination Object  
Invert Destination Object  
Move Source Object to Destination Object  
Copy Source Object to Destination Object  
Inset Destination Object with Source Object  
Inset Destination Object with Source Object  
BitXOR Destination Object with Source Object

### Summary

A raster scan graphics system has been designed that combines

- high speed graphical operations
- high resolution display
- low cost

Applications for this graphics system include

- highly interactive man-machine interfaces
- replacement of vector graphics
- computer-aided design
- advanced text processing

The graphics hardware is partitioned in two modules

- the graphics processor
- the frame buffer

#### Possible configurations are

- single user workstations
- up to eight frame buffers per graphics processor
- combination color/monochrome displays
- displays with additional bits per pixel
- displays for multiple users

APPENDIX

ATTENDEES

at

FIRST WORKSHOP ON DESIGN AUTOMATION.

Stanford University  
Stanford California 94305

July 3 - 4, 1979

Akino, Toshito  
 Matsushita Electronics Corp.  
 Kotari- Yakimachi  
 Nagaoka - Kyo  
 Kyoto, JAPAN

Alcock, Linda  
 Fairchild  
 MS 22 - 130  
 464 Eillist St.  
 Mountain View, CA. 94042

Alwin, V. C.  
 RCA - SSTC  
 Rt. 202  
 Somerville, N.J. 08876

Belle Isle, A. P.  
 General Electric  
 Electronics Laboratory  
 Electronics Park - Bldg. 3  
 Syracuse, New York 13221

Bering, Doug  
 Lawrence Livermore Laboratory  
 L-156  
 Livermore, CA 94550

Bobas, Andrew  
 BNR  
 185 Corkstown Rd.  
 Ottawa, CANADA

Brooksby, Merrill  
 Hewlett Packard

Brown, Harold  
 Stanford University  
 Stanford, CA. 94305

Butner, Steve  
 BNR Inc.  
 3174 Porter Drive  
 Palo Alto, CA. 94304

Casselman, Thomas  
 Honeywell Corporation  
 Material Sciences  
 10701 Lyndale Aves  
 Bloomington, MN 55420

Chesnut, Randal 1  
 Amdahl Corporation  
 1250 E. Arques Avenue  
 M/S 233 Bldg. E-1 Rm. 162  
 Sunnyvale, CA 94086

Cohen, Ben  
 Hughes Aircraft Co.  
 Building 12, MSX103  
 Culver City, CA 90230

Crippen, Richard  
 Fairchild  
 464 Ellis Street  
 Mountain View, CA 94042

Crowley, Jeri Jane  
 Texas Instruments, Inc.  
 M.S. 3907  
 Dallas, TX 75265

Daniel, Donald D.  
 Code 3511  
 u. s. Naval Weapon Center  
 China Lake, CA 93555

Dewar, Peter A.  
 Science Research Council  
 Rutherford Laboratory  
 Chilton Oxon ENGLAND

El-ziq, Yacoub  
 Sperry Univac  
 M.S. 4693/DA & T Dept.  
 Roseville, MN 55113

Eriksson, L-O  
 Telefon AB LM Ericsson  
 TN/X/Tdkc  
 S-12625 Stockholm SWEDEN

Fiduk, Kenneth W.  
 Texas Instruments, Inc.  
 M.S. 3907  
 13500 North Central Expy.  
 Dallas, TX 75265

Findlay, Pamela J.  
 Hewlett Packard  
 Santa Clara Division  
 5301 Stevens Creek Blvd.  
 Santa Clara, CA 95050

**Fineman, Mark**  
DEC  
58 Squire Drive  
Nashua, NH 03060

**Fisher, Michael G.**  
Amdahl Corporation  
1250 E. Arques  
Sunnyvale, CA 94086

**Floutier, Denis**  
Universite' des Sciences  
et Techniques du Languedoc  
Laboratoire d'Automatique  
Place E. Bataillon  
34100 Montpellier FRANCE

**Friberg, Tom**  
LM Ericsson  
Stockholm SWEDEN

**Fryklund, Jim**  
Oregon State University  
Computer Center  
Corvallis, Oregon 97331

**Ganpule, Dilip R.**  
Amdahl  
East Arques Ave.  
Sunnyvale, CA 94086

**Geyer, J. M.**  
General Electric  
Bldg. 3 Rm. 227  
Electronics Park  
Syracuse, New York 13221

**Goheen, Mark**  
Amdahl  
1250 E. Arques  
Sunnyvale, CA 94086

**Goto, Satoshi**  
NEC  
4-1-1 Miyazaki, Takatsu-ku  
Kawasaki, JAPAN

**Graves, Ken**  
Amdahl Corp.  
1250 E. Arques Ave.  
Sunnyvale, CA 94086

**Hartenstein, Deiner W.**  
Kaiserslautern University  
Postfach 3049  
D-675 Kaiserslautern  
F. R. GERMANY

**Hartmann, Robert**  
Signetics  
811 E. Arques  
Sunnyvale, CA 94086

**Hartshorn, Carl**  
Four-Phase Systems  
10700 N. DeAnza  
Cupertino, CA 95014

**Haydamack, Bill**  
Hewlett Packard  
1501 Page Mill Road  
Palo Alto, CA 94304

**Hewson, M.**  
JCL  
Wenlock Way  
Manchester  
M12 5DR, UNITED KINGDOM

**Hitchcock, Robert B. Sr.**  
IBM  
Dept. V34 - Bldg. 610 River Plaza  
1701 North Street  
Endicott, New York 13760

**Holt, Dan**  
AM1  
3800 Homestead Rd.  
Santa Clara, CA 95051

**Hwang, Chi-Song**  
American Microsystems Inc.  
3800 Homestead Rd.  
Santa Clara, CA 95051

**Hsi, C. G.**  
IBM  
**D/84G-83E**  
Hopewell Junction, New York

**Hsueh, Min-Yu**  
u. c. Berkeley  
Berkeley, CA 94720

Jacquemin  
 University of Montpellier  
 (Labo. Prof. Lecoy)  
 Place Eugene Bataillon  
 34000 Montpellier  
 FRANCE

Kawanishi, Hiroshi  
 IC Div. NEC  
 1753 Shimonumabe  
 Nakahara-ku, Kawasaki  
 211 JAPAN

Keys, Phil  
 BNR Inc.  
 3174 Porter Drive  
 Palo Alto, CA 94304

Ko, Danny  
 Xerox  
 701 s. Aviation Blvd.  
 El Segundo, CA 90245

Kusik, Bob  
 Digital Equipment Corp.  
 Mail Stop ML 3-5/H33  
 146 Main Street  
 Maynard, Mass. 01754

Lafon  
 Thomson - CSF  
 1, Rue des Mathurins  
 92 Bagneux  
 FRANCE

Lauther  
 Siemens  
 Schertlin Str. 8  
 D 8000 Munchen 70  
 ZFA FTE3 Aut 222

Leahy, Lee  
 Intel  
 M/S 4-428  
 3065 Bowers Ave.  
 Santa Clara, CA 95051

Lee, Gene  
 Hughes  
 Centinela Iterale  
 Culver City, CA 90230

Lipman, Jim  
 Hewlett Packard  
 Bldg. 28A  
 1501 Page Mill Road  
 Palo Alto, CA 94304

MacCrisken, John E.  
 Phoenix Data Systems  
 516 Greer  
 Palo Alto, CA

Magnuson, Waldo G. Jr.  
 Lawrence Livermore Lab  
 P.O. Box 808, L-156  
 Livermore, CA 94550

Mallmann, Felix  
 Siemens AG  
 Boschetsrieder str. 123  
 D8000 Munchen 71  
 GERMANY

McCalla, Bill  
 HP  
 1501 Page Mill Rd.  
 Palo Alto, CA 94304

McEwen, Jeff  
 Intel  
 M/S 4-428  
 3065 Bowers Ave.  
 Santa Clara CA 95051

McGuffin, R.  
 ICL  
 West Gorton  
 Manchester ENGLAND

McNamee, L. P.  
 Hughes Aircraft Co.  
 Cp-8 M/S T21  
 Canoga Park, CA 91304

Moussouris, John  
 IBM Research  
 P.O. Box 218  
 Yorktown Hts., New York 10598

**Nomura, M.**  
 NEC  
 CAD Engineering Department  
**10,** 1-Chome, Nissin-Cho  
**Fuchu City, Tokyo, 183 JAPAN**

Off **erdahl**, Richard  
 Control Data  
 4201 N. Lexington  
 Arden Hills, MN 55112

Opitz  
**Siemens Ag**  
 Schertlinstr.8  
 ZT ZFA AUT 243  
 D-8000 Muenchen 70

**Organick, Elliott I.**  
 Dept. of Computer Science  
 University of Utah  
 Salt Lake City, UT 84112

Partridge, Doug  
 Hughes Aircraft Co.  
 1510 Grissom St.  
 Thousand Oaks, CA 91360

**Pozo, Richard**  
 Hughes Aircraft  
 Blg 12, MS X103  
 Culver City, CA 90230

Ramchandani, Tulsi  
**Mail A2-05**  
 Xerox Corp.  
 701 s. Aviation Blvd.  
 El Segundo, CA 90245

Raymond, T.C.  
**IBM Corp Dept. B19**, Bldg. 951  
 South Road  
 Poughkeepsie, New York 12602

Rollenhagen, D. C.  
 General Electric  
 Electronics Laboratory  
 Bld. 3 Rm. 116 Electronics Park  
 Syracuse, New York 13221

Rosenberg, Larry  
 RCA M.Z. 177  
 Route 202  
 Somerville, NJ 08876

Rozenberg, Donald  
 IBM Research  
 Box 218  
 Yorktown Heights, New York 10598

Rust, Werner  
 Fairchild  
 Ellis Street, Bldg. 20  
**Mailstop 202755**  
 Mountain View, CA. 94042

Sapiro, Steve  
 AM1  
 3800 Homestead Rd.  
 Santa Clara, CA 95051

**Sato, Koji**  
 Mitsubishi Electric Corp.  
 Itami, Hyogo, 664 JAPAN

Sayner, W. V. Jr.  
 BNR, Inc.  
 3174 Porter Dr.  
 Palo Alto, CA 94304

Shectman, Robert M.  
 Lawrence Livermore Labs  
 P.O. Box 808 M.S. L-156  
 Livermore, CA 94550

Shew, E.  
 Bell-Northern Research  
 Ottawa, Canada

Shiraishi, Hiroshi  
 Fujitsu Laboratories Ltd.  
 1015 Kamikodanaka  
 Nakahara-Ku, Kawasaki JAPAN

Smith, Merlin G.  
 IBM T.J. Watson Research Center  
 Box 218  
 Yorktown Hts., New York 10598

Suaya, Roberts  
 Fairchild Corp.  
 464 Ellis St. MS 17-5904  
 Mountain View, CA 94042

**Suri, Ashok**  
Fairchild  
590 Middlefield Rd.  
MS 17-5904  
Mountain View, CA 94042

Tamura, Eiji  
University of Waterloo  
139 University Ave. W.  
Waterloo, Ontario  
**N2L 3E7 CANADA**

Tanaka, Zenichiro  
Nikkei-McGraw-Hill  
Nikkei Electronics,  
    Nikkei Bekkan  
Tokyo, JAPAN

Thomas, Muth  
Ellemtel Utv. AB  
**Fack 12520 ALVS70**  
SWEDEN

Torkelsson, Kjell  
Telefon AB LM Ericsson  
S-126 25 Stockholm  
SWEDEN

Tower, Lee  
Hughes Aircraft Co.  
Bldg. 367 Mail Station C327  
El Segundo, CA.

Tsukiyama, Shuji  
**U.C. Berkeley**  
1634 Oxford St. #306  
Berkeley, CA. 94709

Vasboe, Barry  
Bell Labs  
**11900 Pecos**  
Denver, CO. 80234

Verdillon, Andre  
IMAG  
**Domaine Universitaire**  
BP53 38 Grenoble Cedex  
FRANCE

Weste, Neil  
Bell Labs  
Roberts Road  
**Holmdel, NJ. 07733**

Young, Tau K.  
811 E. Arques Ave.  
Sunnyvale, CA. 94086

**Yuan, Shui**  
RCA Corp.  
559 Riverside Dr., East  
Princeton, NJ. 08540

Yuan, Steve  
RCA  
Route 202  
Somerville, NJ. 08876