STANFORDELECTRONICS LABORATORIES DEPARTMENT OF ELECTRICAL ENGINEERING STANFORD UNIVERSITY · STANFORD, CA 94305

DESIGN AUTOMATION AT STANFORD II

Edited by

W.M. vanCleemput

TECHNICAL REPORT NO. 184

February 1780

DESIGN AUTOMATION AT STANFORD II

Edited by

W M vanCleemput

TECHNICAL REPORT NO. 184

- 1

.

.

• •

February 1980

COMPUTER SYSTEMS LABORATORY Departments of Electrical Engineering and Computer Science Stanford University Stanford, California 94305

DESIGN AUTOMATION AT STANFORD II

An overview of Design Automation at Stanford University

Edited by

W M vanCleemput

TECHNICAL REPORT NO. 184

COMPUTER SYSTEMS LABORATORY

Departments of Electrical Engineering and Computer Science Stanford University Stanford, California 94305

.

ABSTRACT

This report contains a copy of the visual aids used by the authors during the presentation of their work at the Second Workshop on Design Automation at Stanford, held on February 19, 1980.

The topics covered range from circuit level simulation and integrated circuit process modelling to high level languages and design techniques. The presentations are a survey of the activities in design automation at Stanford University.

TABLE OF CONTENTS

D		
12	A O	e
_		~

1.	Languague and Environment for Multi-Level Simulation Dwight D. Hill	1
2.	Timing Verification in the Scald System TomMcWilliams	13
3.	Verification of Design Correctness with ADLIB & SDL Warren Cory	19
4.	Automatic Synthesis of a System Controller from DD-L to PLA Sungho Kang	28
5.	The use of Hierarchical Design Information in Partitioning Digital Circuits Thomas Payne	39
6.	VLSI Circuit Parameters Computed from Process Variables Robert Dutton	43
7.	Hierarchical DRC Mark Horowitz	53
8.	SUDS-II Wayne Wolf	54
9.	On-line DRC of PC Designs Tom Bennett	55
10.	Chip Planning Eric Slutz	59
11.	CROCODILE John Beetem	61
12.	Design Autonation Data Base Markus Bayegan	63
13.	Bus Router Tom Bl ank	65
14.	A High Performance Microcomputer Raster-Scan System Andreas Bechtolsheim	66
Арре	endix: List of Workshop Attendees	

LANGUAGE AND ENVIRONMENT

FOR

MULTI - LEVEL SIMULATION

by

Dwight D. Hill

ABSTRACT

A methodology is proposed for modeling and simulating computer systems. It makes use of a new language called ADLIB for specifying the behavior of computer subsystems, and a special environment, SABLE, for modeling the way that they interact. The ADLIB language is designed to be compatible with existing computer languages, since it is a proper SuperSet of PASCAL. The union of behavioral and structural design specifications makes it possible to apply type checking to hardware design. Several examples illustrate the description and simulation of systems ranging from distributed computer networks to individual logic gates. = Ξ **CURRENT TECHNIQUES (PART I!:** = = = = MANY LANGUAGES FOR DESCRIPTION, SIMULATION = Ξ OF A SINGLE TARGET SYSTEM = = = --> OVERHEAD, ERRORS z = = = HIGH LEVEL LANGUAGES (GPSS, SIMULA), = INTERMEDIATE LEVEL (ISPS), -= REGISTER TRANSFER (DDL,CDL), GATE LEVEL (D-LASAR) -= = = **CIRCUIT** LEVEL (MSINC.SPICE) Ξ --> EACH USED INDEPENDENTLY, = AND ARE INCOMPATIBLE Ξ = HIGH ABSTRACTION MODELS Ξ ×. --> POOR RESOLUTION = Ξ = = HIGH DETAIL MODELS = = = = --> POOR EFFICIENCY -= = _____ =--= CURRENT TECHNIQUES SPECIFICATION & SIMULATION = = = CURRENT TECHNIQUES (PART 2): = = = - CURRENT LANGUAGES HAVE CONSTRAINTS LIMIT "DESIGN SPACE" Ξ = = = Ξ = EITHER: = = BEHAVIOR OR STRUCTURE SPECIFICATION = --= SYNCHRONOUS OR ASYNCHRONOUS TIMING, = = OR NO TIMING SUPPORT AT ALL = = Ξ = PROCEDURAL OR NON-PROCEDURAL CONTROL = z = = **REGISTERS. BITS. OR MULTI-VALUES** --= HARDWARE OR SOFTWARE IMPLEMENTATIONS = = = = = = = = = -= -- = = CONSTRAINTS IN CURRENT CAD LANGUAGES = =

= OBJECTIVES: =
 CONSISTENT DESIGN SPECIFICATION FORMAT FROM START THROUGH COMPLETION
= - STRUCTURE AND BEHAVIOR CAPTURED =
= - FFFECTIVE SIMULATION =
= work DIRECTLY FROM DESIGN SPECS. =
= SIMULATE EARLY > =
= ABSTRACT AND REFINED DESIGNS = COMPATIBLE =
SIMULTANEOUSLY SIMULATE
THULITPLE LEVELS
= OBJECTIVES: MAKE CAD MORE USEFUL =
z
= ADLIB> SABLE < SDL =
= ADLIB = A DESIGN LANGUAGE FOR = = INDICATING BEHAVIOR =
=
= SABLE = STRUCTURE AND BEHAVIOR = = LINKING ENUTRONMENT =
=
SDL = STRUCTURAL DESIGN LANGUAGE
=
=
a
-
= "ADLIB," "SABLE," AND "SDL" =

-3-

٠

*



= = ----= CASE OPCODE OF ! DECODE INSTRUCTION AND EXECUTE = = XAND: ACC := RGAND(ACC, MEIZ]); = = TAD: BEGIN = ACC:= RGADD(ACC,MEIZI); IF RGCARRY <> LINK THEN LINK := 1 ELSE LINK :=0; = Ξ = = = Ξ END: = = ISZ: BEGIN = = UAITFOR TRUE DELAY 1; INCR(MEIZ]); IF_MEIZ]=0 THEN INCR(PC); Ξ × = = = ËND; Ξ = BEGIN MEIZ]:= ACC; ACC := 0 END; BEGIN MEIZ]:= PC; PC := IZ+1 END; DCA: = -JMS: Ξ = JMP: PC:= Z: Ξ = IOT: IF TRACE THEN DUMP(' IOT', EDCACCJ); ENCODED : ! NEXT SLIDE END; (* CASE OPCODE *) = = = = = = = ---= = PDP8 SLIDE 2 - INSTRUCTION DECODE = 2 = = = Ξ "WAITFOR" CONSTRUCT ALLOWS A COMPONENT = = = = = TO PAUSE UNTIL SOME CONDITION IS MET Ξ = 2 = = EXAMPLES : = = = = = = = WAITFOR BUS.ADDR = MY_ADDR CHECK BUS: = = = = = WAITFOR MANTISSA <> 0 SYNC PIPE_CLK: = = = = = = WAITFOR DELAY 15.0E-9; = = = = = = = = = = æ --LANGUAGE FEATURES : HOLDING A PROCESS = =



RUN INDEPENDENTLY OF MAIN BODY OF COMPONENT, BUT CAN BE ENABLED OR DISABLED AS NEEDED
UNBURDEN MAIN CONTROL LOGIC OF COMPONENT
CAN BE USED TO DESCRIBE INTERNAL TIMING OF COMPLEX COMPONENTS
GE FEATURES : SUBPROCESSES
A UPAN AUAD DBU AUGAK TOU TING BA
DON CHARLEDY CHECK ITYLLINE DU
:= B_POS + 1; _B_POS] := TTY_LINE.CH:
POS > BUFFER_SIZE) OR (INF.CH IN FESC.CR.LET) THEN
TAIN_PROCESS;
PANAMETE DEAL DIA DAMA AUTOK DECK D
TO MAIN_MEM DELAY 1.5E-6;

```
= COMPTYPE PLAYER;
= INWARD CARD : CARD_BUS;
= OUTWARD LIGHTS : DISPLAY_LIGHTS;
= EXTERNAL CNTRL : CONTROL_LINE;
= VAR_SCORE : 0..31; HOLDING_ACE : BOOLEAN;
= BEGIN
-
= WHILE TRUE DO BEGIN
     SCORE := 0; HOLDING_ACE := FALSE;
Ξ.
     REPEAT
=
          REPEAT
              ASSIGN HIT TO LIGHTS:
=
              WAITFOR CNTRL=CARD_RDY CHECK CNTRL:
              IF CARD.RANK (JACK THEN
             SCORE := SCORE + ORD(CARD.RANK) + 1
ELSE SCORE := SCORE + 10;
              IF (CARD.RANK=ACE) AND (NOT HOLDING_ACE ) THEN
                 BEGIN SCORE: = SCORE + 10: HOLDING_ACE: = TRUE END;
    UNTIL SCORE>=17;

IF (SCORE>21) AND HOLDING_ACE THEN BEGIN

SCORE := SCORE - 10; HOLDING_ACE := FALSE END;

UNTIL SCORE>=17;
=
     IF SCOREC=21 THEN ASSIGN STAND TO LIGHTS
ELSE ASSIGN BROKE TO LIGHTS;
=
-
= END; !WHILE TRUE
= END; !COMPTYPE PLAYER
ADLIB DESCRIPTION OF BLACKJACK MACHINE
                                               =
-
MULTI-LEVEL SIMULATION:
                                                     =
        "DATA-LEVEL" OF COMPTYPE DETERMINED BY
=
                                                     *
          ITS "NETTYPES"
-
----
        INTERNAL DETAILS OF CODE ARE IRRELEVANT
----
=
        NETTYPE MISMATCH -> MULTI-LEVEL SIMULATION
=
                                                     =
=
                                                     =
        "TRANSLATOR" COMPONENTS MEDIATE MISMATCHED
                                                     =
=
        NETS
÷
=
        TRANSLATORS MAY BE INSERTED AUTOMATICALLY
=
Ŧ
        EXAMPLES :
=
=
                BUS SPLIT TO INDIVIDUAL BITS
=
=
                MULTI-VALUE COMPRESSED TO BOOLEAN
=
=
z
-
                                                     -
        =--
                                                 =
     MULTI - LEVEL SIMULATION IN ADLIB/SABLE
                                                     =
```



@ADLIB FOR H *SEVEN FINIS MLT_NA MLT_NO SIGNAL NO ERR EXIT	ELP TY ADL HED: 1 ND2 P R2 P ORS DE	YPE "? NETTYP 1LT_AN 1LT_DF 1LT_CO ETECTE	" D2 M FL OP M NST M D	REPORT LT_OR2 LT_INV LT_PUL	ER T ML ML SE	OMULTI T_NXOR T_CAP	TO 2 MLT PUL	BO(_N(SE
USABLE FOR HE *CRC.5 DATABA 14 INSER 8 S 1 TR NO ER EXIT	LP TYP DL,SEV SE SU(N = BS TING T TUB NE ANSLAT RORS 1	PE "?" JEN/LI CESSSF SOURCE TRANSL TRANSL TOR(S) DETECT	ST ULLY R .OUT,X ATOR I INSERT INSER ED	EAD IN R1.A; O XR1 ED TED	l	A		
	 (COMPIL	ING AD	LIBAN	DSDL			= = :
TIME	(12 12 34 56 7 8 9 10 11 1234 Filteri	= IN = CN' = DEI = DEI = DEI = DEI = DEI = CLI = X*S 56789	ING AD IRLLER LAYØ LAY1 DD LAY2 F _ENAB K STUBBY: 11111 01234 HXXXX	AN ** 11111 56789 XXF	D SDL 22222 0f234	22222 56783	33333 01234	33 56

= = = Ξ = = = = = IMPACT ON COMPUTER AIDED DESIGN (PART 1): -2 3 = CONSISTANT FORMAT AT ALL LEVELS = Ξ = = ADLIB -> BEHAVIOR = = Ξ = SDL -> STRUCTURE = z = = UNIFIED IN SABLE ENVIRONMENT = Ξ = = = Ξ = Ξ SIMULATION DIRECTLY FROM DESIGN = = Ξ = ELIMINATES TRANSLATION ERRORS Ξ = ± = COMPATIBLE WITH OTHER CAD TOOLS = = = = = Ξ = = -CONCLUSIONS -2 = = = = Ξ = = EXPERIMENTS: = = = = Ξ 490= - ARPANET (PERFORMANCE EVALUATION) = = = 200= - PDP 8 (ARCHITECTURE LEVEL & BIT SLICE IMPLEMENTATION) 2 340= = = = = - TERMINAL CONCENTRATOR = (ALGORITHM TESTED AND 230= = 880= GATE LEVEL DESIGN) = = 160= - DATA ACQUISITION SYSTEM = = Ξ 120= - BLACKJACK MACHINE = = 430= - SEVEN VALUE GATE LIBRARY = = = = Ξ = Ξ = = = = = = EXPERIENCE WITH ADLIB =

з

-
= FUTURE VORK: =
= CIRCUIT SIMULATION =
= AUTOMATIC HARDWARE SYNTHESIS =
- LANGUAGE ENHANCEMENTS
= DEFAULTS =
- BIT MANIPULATION
- PASCAL DERIVATIVES (PASCAL*,ADA)
= FAULT SIMULATION - TIMING VERIFICATION =
= BEHAVIORAL/STRUCTURAL VERIFICATION =
= =
= =
= FUTURE VORK =

TIMING VERIFICATION

IN

THE SCALD SYSTEM

by

Tom McWilliams

ABSTRACT

A new approach to the verification of the timing constraints on large digital systems has been developed. The algorithm is computationally very efficient and also provides early and continuous feedback about the timing aspects of synchronous sequential circuits as they are designed. It also allows for the design to be conveniently verified in sections, permitting the verification of designs which would otherwise be too large to do on existing computer systems. A system using this algorithm has been implemented, and has been used to verify the timing constraints on the design of the S-1 Mark IIA processor, which consists of 10,000 ECL chips, and is comparable in performance to the Cray-1 CPU.

- To verify all timing constraints in large clocked digital systems
- To verify timing constraints early and throughout a design
 - Avoid finding timing errors at the end of the design
 - Automatically provide timing information about part of design already completed, for use in completing design
- To eliminate the necessity to generate complex files to drive the verification (such as is needed in conventional logic simulation)
- To allow additional timing constraints to be specified in the prints
 - For example, the specification of when interface signals can change
- To verify as much as possible of the timing in a "value-independent fashion"
 - In order to minimize the number of cases that need to be tested
 - To reduce CPU time
 - In order to minimize the problem of driving the verification
 - Machine doesn't need to be microcoded to check timing
 - Can verify incomplete designs

TIMING VERIFICATION IN THE SCALD SYSTEM

- Checks all timing constraints in large digital systems, taking into account:
 - Component timing properties
 - Propagation delays
 - Setup and hold constraints
 - Minimum pulse width constraints
 - Wire delays
 - User-specified limits
 - Calculated values based on routing, capacitance, and transmission line characteristics
 - Additional designer-specified constraints
- Oriented toward clocked digital systems

TIMING VERIFIER - SIGNAL VALUES

Value	Meaning

- 0 False
- 1 True
- S Stable
- C Changing
- R Rising edge
- F Falling edge
- U Undefined (Initial value)

PARAMETER	DEFINE	MANUFACTURER
0<0:SIZE-1> 1<0;SIZE-1> S	X STEP = SIZE	MS

T(0:SIZE-1)

PARAMETER	DEFINE	MANUFACTURER
I0 L<0:SIZE-1> 11 L<0:SIZE-1>	X STEP - SIZE	FMS

T L<0:SIZE-1>

FOUND	
ERRORS	
HOLD	
AND	
SETUP	

Setup, Hold and Minimum Pulse Width errors

0:0.0, R:11.5, 1:15.5, F:17.8, 0:21.8	R:0.0, 1:3.0, F:24.0, 0:28.0, R:49.0
S:0.0, C:0.5, S:11.5, C:25.5, S:36.5	S:0.0, C:5.0, S:22.5, C:30.0, S:47.5
3.5, Hold Time = 1.0	2.5, Bold Time = 1.5
(+0.0)	(+0.0)
(+0.0)	(+0.0)
Setup time error; Setup Time =	Setup time error; Setup Time -
CK INPUT = VE	CK INPUT = REG CLK
DATA INPUT = ADR	DATA INPUT mRAM

	S:0.0, C:0.5, S:5.5, C:25.5, S:30.5 R:0.0, 1:1.0, P:24.0, 0:26.0, R:49.0 (constant value)	0:0.0, Rill.S, 1:13.S, F:17.8, 0:19.8 (constant value) F:0.9, 0:1.0, R:24.0, 1:26.0, F:49.0 (constant value)	510.01 C10.21 S17.5 20.01 C15.01 S120.5, C130.01 S145.5 20.02 C15.01 S120.5, C130.01 S145.5	R. 0. 0. 1.1. 0. F. 24. 0. 0.26. 0. R. 49. 0 S. 0. 0. C. 37. 5	0:0.0, R:11.5, 1:13.5, F:17.8, 0:19.8 S:0.0, C:37.5 S:0.0, C:37.5
		•	••		
	•				
		•		•	• • •
	-		•		
	•	••			
		••			•••
LING		. •			• • •
/ LIS'		. .	•••		ê
<u>SIGNAL VALUE SUMARY</u> Values o f alisig	CK .P0-4 .	CK P4-8 CK P4-8	RANCO:31) RANCO:31) READ ADR S4-960-3	REG CLK	VE VRITE . S0-6 VRITE ADR . S0-6<0:

- Does case analysis to handle logic where the values of signals affect timing, and values of signals are not symmetric from cycle to cycle
- For a given case, assumes that the signal behavior is periodic over the cycle time of the circuit
- Evaluates circuit for the first case, and then only reevaluates those parts of the circuit that change in going from one case to the next

Experience in Using Timing Verifier

- Provides daily feedback about timing errors as the design proceedes
 - Checks design to see that no timing errors have been introduced
 - Uses rule to estimate wire delay initially
 After layout of boards is done, it uses accurate wire delay predictions based on layout
- Meeting both minimum and maximum delays required
- significant amount of work
- Typically two or three timing **errors** are introduced in a given day of design work
 - With constant feedback, designers learned to make fewer timing errors
 - o During initial part of design, many errors would be made during a day'8 work
 - A number of circuits bad to be entirely redesigned to meet worst case timing constraints
- S-1 Mark IIA processor was verified in two 5,000 chip sections
 - Required 20 minutes of CPU time to verify a given section
 - Executed on S-1 hlark I processor
 - Comparable in performance to 370/168
 Required 7 to 8 Megabytes of memory

Conclusions_

- The Timing Verifier allowed constant feedback to the designer with very little cost
- Use of the Timing Verifier encouraged conventions which greatly improved design readability

- The system resulted in a significant reduction in **design** time
 - When designing a new section, existing signals can be looked up in a summary listing to see when they are changing
 - Timing errors are found early in the design, before they have a chance to propagate
 - A significant amount of time was saved by not needing to do as many hand calculation.8 while doing the design
- The system allowed a design to be done which executes faster
 - By providing quick feedback about timing, **design** could be optimized **ior** execution speed more **readily**

VERIFICATION OF DESIGN CORRECTNESS

WITH ADLIB AND SDL

by

Warren Cory

ABSTRACT

A designer may use Adlib and SDL in a hierarchical fashion to describe a design from its initial phase to the detailed logic design phase. However, the designer must rely on simulation to verify the correctness of each refinement in the design. More formal verification techniques are required.

A verification experiment involving a UNIBUS interface design is currently in progress. This experiment will help to evaluate a proposed approach in which the verification problem is partitioned into two simpler sub-problems. This approach is suggested by the similarity of this problem to that considered by IBM in the verification of LCD. Adlib features of interest for verification

- Components interact only through well-defined interfaces
- Adlib allows description over wide range of levels of abstraction
- Correspondence between levels of abstraction may be defined with translators

Top-down hierarchical design with Adlib/SDL

(1) Write Adlib description specifying desired behavior of system.

Adlib	

Top-down hierarchical design with Adlib/SDL

(2) When satisfied with this specification, design a structure for implementing this behavior. Describe structure with SDL.

Top-down hierarchical design with Adlib/SDL

(3) Describe behavior of components used in above structure using Adlib. This step corresponds to step (1) at the next lower level in the hierarchy.

Top-down hierarchical design with Adlib/SDL

(4) Repeat to obtain a detailed logic design which uses available physical components or components to be fabricated with other DA tools.

Where does verification come in?

After steps (2) and/or (3).

- Show that structure described in step (2) can support the behavior specified in step (1)

- and/or -

- Show that system described in steps (2) - (3) meets the specifications given in step (1).

Simulation is currently used for this purpose.

This top-down design with Adlib/SDL is similar to design techniques used at IBM with LCD. The major differences between Adlib/SDL and LCD are

- 1)LCD may be used only for fully synchronized systems,
- 2) All LCD descriptions are written at the same level of abstraction (non-procedural RTL), and
- 3) In Adlib/SDL, the structure of a system is described explicitly, while in LCD, intercomponent connections are implied by the communication of components through global facilities.

IBM has done extensive work on verification with LCD. More on this later...

We often view the top-down design process as a onedimensional refinement.

High level of abstraction Low level of detail Low level of abstraction High level of detail

For verification, it is advantageous to view the design process as a refinement in two dimensions.

We may now consider transitions to lower levels of abstraction separately from the introduction of more detail.

This partitions the verification problem, as shown in the following example.

(1) At high level of abstraction, designer describes interface between UNIBUS and core memory card.

UNIBUS design example: a verification experiment

(2) Designer writes translators which define correspondence between crude bus protocol used above and detailed UNIBUS protocol. This is a transition to a lower level of abstraction.

(3) Automatically verify that UNIBUS protocol proposed in step (2) is feasible. That is, show that signals are properly passed between **A** and **B**.

Model after step (3)

UNIBUS design example: a verification experiment

Model after step (4)

UNIBUS design example: a verification experiment

(5) Use SDL to specify internal structure of INTERFACE. Use Adlib to describe behavior of components used in INTERFACE.

(6) Verify that structural/behavioral description on the right meets behavioral specifications on the left.

What techniques will be used?

Verification of translators in step (3): By symbolic simulation, show that proposed protocol properly transmits data.

Comparison of descriptions in step (6): Symbolically simulate the descriptions in parallel; compare values on nets.

UNIBUS design example: a verification experiment

This last step looks like the original verification problem, but there is an important difference:

The nets in the two descriptions to be compared in step (6) are at the same level of abstraction, and there is a one-to-one correspondence between the nets in the two descriptions.

The techniques used at IBM to verify LCD might now be successfully applied to this simplified problem.
AUTOMATIC SYNTHESIS OF A SYSTEM CONTROLLER

FROM DDL-P TO PLA

by

Sungho Kang

ABSTRACT

Direct hardware synthesis from a higher level description of a digital system is one of the ultimate goales of all design automation activities. As an attempt in that direction, a system, which automatically generates the PLA's for the control circuit of a digital machine from a DDL-P description, has been developed. This is a very convenient tool for the design of a finite state machine. Roughly, the control circuit of any digital system for which a state diagram can be drawn can be designed easily using this system CONTROL CIRCUITRY in a digital system

- 1. distributed control
 - random Logic
- 2. localized control (for a complicated system)
 - random logic
 - PLA

1.0.0 AS

- 3. centralized control
 - random logic
 - ROM
 - PLA
 - PAL

		Random Logic	PLA -a-
1.	combiti onal network	YES	YES
2.	sequential circuit	YES	YES (with FF's)
3.	<pre>t of basic elements</pre>	Large	?
4.	minimality	YES, but hard to achieve (multilevel logic)	NO (2 Level logic)
5.	optimality in VLSI	??? (interconnections)	attractive
6. a	utomatic design	difficult	YES
7.	design too ls	some	some

1.	fundamental difference	uses all input combinations	does not need all input combinations
2.	minimality	sometimes very wasteful	difficult to achieve for a large ‡ of inputs and outputs
**	x used in a	controller XXX	
3.	addressing logic	usually very complicated	may be simple
4.	readability of format	easier	easy
5.	changeability		
	A. code	simple	difficult
	B. structure	difficult	less difficult
6.	automatic generation	reported	YES

PLA

RON

OBJECTIUES

```
automatically synthesize the controller of a digital
system using PLA's
```

1. want to use a higher level language description of a

digital system

- DDL-P : register transfer Level (has been used successfully)

- 2. efficient PLA mapping
 - chip area
 - speed

• reduce the burdon of a desiginer

as much as **possible** •



Chracteristics of DDL-P

- 1. register transfer language
 - can be used more liberally
 - if carefully used, can contain all the structural information as well as functional behavior
- 2. based **on** ASM theory
 - Mealy model + Moore model
 - cf. Designing Logic systems using state machines by Christopher r.clare
- 3. suitable for finite state machines
 - whole system synchronized
- 4. clear boundary between data flows and control flows
 - painful to a designer who wants to describe a digital system in DDL-P
 - good for a designer who wants to synthesize
 a physical hardware from a DDL-P description

DDL MACHINE MODEL

-

ŧ



STATE MACHINE



```
'BLACKJACK MACHINE.'
REGISTER SCORE[5], CARDBUF[5], FF.
TERMINAL HIT, BROKE, STAND,
VALUEC1:53 = INPUT(1,VALUE),
     YCRD = INPUT(1,YCRD),
YL17 = SCORE(17, YL22 = SCORE(22,
NACE = CARDBUF$1.
OPERATION
     TPT = CCARDBUF _ 5D10], TNT = CCARDBUF _ 5D22],
TVC = CCARDBUF _ VALUEJ, IHIT = [HIT=1B1],
     ISTD = ESTAND=1B1], IBRK = EBROKE=1B1],
     CLS = CSCORE _ 5D0], ADD=ESCORE _(SCORÉ(+)CARDBUF)TAIL 5],
KFF = EFF_1D0], JFF = CFF _ 1D1 ]
CONTROL
    NTROL
A: CLS, KFF, ->B/
B: IHIT, TUC, ^YCRD^ ->C; ->B./
c: ^YCRD^ ->C; ->D./
D: ADD, ^NACE+FF^ ->F; ->E./
E: JFF, TPT, ->D/
F: ^YL17^ ->B; ->G./
G: ^YL22^ ->K; ->H./
H: KFF, TMT, ^FF^ ->D; ->J ./
J: IBRK, ^YCRD^ ->A; ->J./
K: ISTD. ^YCRD^ ->A; ->J./
            ISTD, AYCRDA ->A; ->K./.$
     K:
*******
CONTROL
     A: CLS, KFF, ->B/

B: IHIT, TUC, ^YCRD^ ->C; ->B./

C: ^YCRD^ ->C; ->D./

D: ADD, ^NACE+FF^ ->F; ->E./

E: JFF, TPT, ->D/

F: ^YL17^ ->B; ^YL22^ ->JK; ^FF^ ->D., KFF, TMT../

JK: ^YL22^ ISTD; IBRK., ^YCRD^ ->A; ->JK./.$
       . .
                                                                                   DDL-P ----- simulator
                                                                                   /
                                                                                          \mathbf{X}
                                                                          control operation -----+
                                                                               ł
                                                                        interpret
                                                                  state assignment
                                                                               ł
                                                                                                                              manual design
                                                                    generate eqn's
                                                                               1
                                                                               1
                                                                               !
                                                                               1
                                                                      minimization
                                                                          mapping
                                                                               1
                                                                                        ----- CIRCUIT !
                                                                           PLA's
```





" LIGHT CONTROLLER "

TERMINAL

C,TL,TS,ST,HL0,HL1,FL0,FL1.

+

CONTROL

C

HG	:	1F	C X TL	THEN —>HY,ST@,FL0@
				ELSE ->HG,FL00 ENDIF/
ΗY	:	I F	ΤS	THEN ->FG,HL10,FL00,ST
				ELSE ->HY,HL10,FL00 ENDIF/
FG	:	ΙF	-C+TL	THEN ->FY,HL00,ST0
				ELSE ->FG,HL00 ENDIF/
FΥ	:	IF	TS	THEN ->HG.HLOG.FL10.ST
				ELSE ->FY.HLOG.FL10 ENDIF/.\$

----+

```
$ INPUT FILE : light.ddl
       〈 OUTPUT EQUATIONS 〉
      ST= -Q2*-Q1*(C * TL) + -Q2*Q1*TS t Q2*Q1*(-C+TL) t Q2*-Q1*TS
FLO = -Q2*-Q1*(C * TL) + -Q2*-Q1*-(C * TL) + -Q2*Q1*TS
1.
2.
             t -02*01*-TS
3.
      HL1 = -Q2*Q1*TS + -Q2*Q1*-TS
      HLO = Q2*Q1*(-C+TL) t Q2*Q1*-(-C+TL) + Q2*-Q1*TS + Q2*-Q1*-TS
4.
5.
      FL1 = Q2*-Q1*TS + Q2*-Q1*-TS
       < D FF EQUATIONS >
      D1 = -Q2*-Q1*-(-(C * TL)) + -Q2*Q1*(-TS) + -Q2*Q1*TS + Q2*Q1*(-(-C+TL))
D2 = -Q2*Q1*(-(-C+TL)) + Q2*Q1*-(-(-C
1.
2.
             +TL)) t Q2*-Q1*-TS
.$
```

INITIAL SPECIFICATION (F/DC) : 28 / 0 CUBES

7

‡OF INPUTS/OUTPUTS ≖ 5/

~	<inputs></inputs>	<outputs></outputs>
1. 2. 3. 4.	02 C TL	1. ST 2. FL0 3. HL1 5. HLO
5.	TS	6. FL1 D1
		7. D2

1. 0011-1.... ----

28. **10--0**....I

SOLUTION : 10 CUBES

1.	I	1
2.	100	1.1
4.	101	11
5.	1110-	111
6	01	1 1
7	110	1 1
(•	110	4 4 4
8.		
9.	011	1.111
10.	0	.1

INTEL 8008 MICROPROCESSOR *

CONTROL





-36-

			SAHS		SPAN	
1.	TRAFFIC LIGHT CONTROLLER	(5/7)	28	->	10 (0.51	s)
2.	BLACKJACK MACHINE	(9/14)	40(+2)	->	18(1.30	5)
з.	INTEL 8008	(31/46)	148(+3)	->	68 (19.31	s)
4.	INTEL 8080	(65/66)	181(+3)	->	129 (43,00	3)
		î	Î		A	
		(in/out) #	initial of products	#	final of products	

SAHS (Stanford Automatic Hardware Synthesizer)

- 1. Interpret : source input : DDL-P
 - accept a subset of DDL-P
 - prefer a strict register transfer level description
 - hopefully can be used for other languages (ADLIB ..)

2. state assignment

- manual, interactive or automatic (simple)
- what would be real criteria ?
- 3. generate Boolean equations for the control part
 - operation part should be designed manually

(for automatic design, fundamental philosophy would be different>

```
SPAM
```

(Stanford Programmable Array Minimizer)

1. input : Boolean equations, truthtable or SAHS result

- some options are available

2. minimizer

.

. .

- heuristic
- simple cost function : equal weight to each product
- 72 inputs, 144 outputs (practical !!!)
- essentially for shallow functions

3. PLA mapper

- objective : chip area efficiency, speed
- solution : partitioning, folding

		EMIN	SPAM
		(IBM 370/158 ?)	(DEC 20)
1. PLA1	(8/6) 31 ->	31 (2,23 s)	30 (3.73 s)
2. PLA2	(6/8) 9 ->	9 (0.81 s)	9 (0.51 s)
3. PLA3	(16 / 7) 18 ->	13 (18.10 s)	13 (1.30 s)
4. PLA4	(16 / 6) 25 ->	20 (193.26 s)	20 (1.59 s)
5. PLA5	(16 / 7) 83 ->	44 (86.15 s)	42 (8.46 s)
6. PLA6	(16 / 8) 67 ->	18 (37.71 s)	18 (6.75 s)
7. PLA7	(13 / 6) 28 ->	21 (5.08 s)	21 (3,97 s)
8. PLA8	(15 / 8) 17 ->	14 (20.16 s)	14 (1.29 s)
9∙ FLH9		140 (3.05.00)	141 (1.40.00) 140 (+ .20.00)
10. PLA10	(23 / 40) 273(+273)	->	165 (6.30.00)

THE USE OF HIERARCHICAL DESIGN INFORMATION IN

PARTITIONING DIGITAL CIRCUITS

by

Thomas Payne

ABSTRACT

New algorithms that use hierarchical logical design information are being developed for the partitioning of digital systems. Information about functional relationships and structural relationships inherent in a hierarchical logical design are used to increase the effectiveness of the automatic partitioning algorithms. Emphasis has been placed on the generation of partitioning algorithms that handle a variety of constraints and realize a variety of partitioning quality criterion. These algorithms generate hierarchical physical realizations. Both an interactive algorithm where the user is required to make the partitioning decisions and an entirely automatic algorithm are being developed. Partitioning is the process of dividing a circuit into physically realizable subparts.

Partitioning Quality

- 1. Physically Realizable
- 2. Minimum Costs
- 3. Maximum Performance

Minimum Costs

- Design Costs

- Partitioning Costs
- Placement, Layout, and Routing Costs

- Production Costs

- Repeated Types
- Part and Connector Complexity

Maximum Performance

- Me intenance Costs
 - TestabilityReliability

- Parts Cost

- Interconnect Path Lengt.
 - -Signal Delay
 - Power (Drivers)
- Testability
 - Test Point Availability
 - Functional Partitioning

- Reliability

- Connection complexity
- Power Dissipation

-40-

Hierarchical Design

- A design done at several levels of abstraction
- Natural for designer
- More popular as designs become more complex

Information in a Hierarchical Design

- Complete interconnectivity
- Logical entity interrelationships
 - Functional groupings
 - Structural grouping s

Interactive Partitioning

- User makes the decisions
- Accurate bookkeeping
- Both the logical and physical designs are hierarchical
- Commands
 - Display
 - Assign
 - Remove
 - Estimate
 - Change Physical Specs
 - Compare
 - Partition Automatically

Automatic Partitioning

- Tradeoff Assessment
- Planning
 - Special Cases
 - Critical Signals
 - Regular Logic
 - Top Down
- Goal Directed Assignment with Backtracking

Conclusions

- No benchmark results yet
- Interactive Partitioning
 - Improved Efficiency
 - Improved Accuracy
- Automatic Partitioning
 - Accurate

Future Work

- Complete Automatic Partitioning Implementation
- Look at Engineering Change Problem



VLSI CIRCUIT PARAMETERS COMPUTED

FROM PROCESS VARIABLES

by

Robert Dutton

ABSTRACT

The use of process models such as SUPREM to predict device structures and parameters, interaction with process control. Use of process and device models to predict circuit and system performance.



TECHNOLOGY





-45-



-46-

SUPREM

STANFORD UNIVERSITY PROCESS ENGINEERING MODELS PROGRAM

AN IC FABRICATION SIMULATOR WHICH ACCEPTS PROCESS STEPS AS INPUT AND PRODUCES A ONE-DIMENSIONAL IMPURITY PROFILE AS OUTPUT,

ALLOWABLE STEPS

SECOND ORDER CONSIDERATIONS

ION IMPLANTATION PREDEPOSITION CXIDATION/DIFFUSION EPITAXY ETCHING/OXIDE DEPOSITION MULTIPLE SPECIES B, P, A_S, SB SPECIES COUPLING - A_S-B, P-B **OXIDATION ENHANCED DIFFUSION (OED)** CONCENTRATION DEPENDENT OXIDATION A_S CLUSTERI NG TRANSTERT OF DOPINS DIFFUSION FROM FOLY

OXYGEN ENDULED STACKING FAULTS (OSF)

*** BELL SUPREM II *** INPUT ***

1 2 3	.TITL .GRID . SUBS	CMDS P-WELL SIMULATION DYSI=0.01, DPTH=0.6, YMAX=2.5 ORNT=100, ELEM=-, CONC=1E15
5 6	. COMM . STEP	STARTING OXIDE THICKNESS OF 500A. TYPE=DEPO, TIME-1, GRTE=0.0500
8	PLOT	TTDTL=Y, CMIN=14, NDEC=3, WEND=3
10	. COMMI . Step	P-WELL IMPLANT TYPE=IMPL, ELEM=B, DOSE=SE12, AKEV=200.
13	.COMM .PLOT .PRINT	STOP PLOTTINGG, START PRINTING TOTL=N HEAD=Y
17	.COMM .STEP	DRIVE-IN IN N2 FOR 1.5 HDURS TYPE=OXID,TEMP=1100, TIME-90, MDDL=NITO
20	STEP	TYPE=ETCH, TEMP=25
22 23 24	.COMML .GRID	EXTEND GRID SPACE DYSI=0.015, DPTH=1., YMAX=7.0
25 26 27	. MODEL . Step	DRIVE-IN FOR 15 HOURS IN 10% DRY 02 NAME=DRY1, PRES=0.1 TYPE=OXID, TEMP=1100, TIME-900, MODL=DRY1
28 29:: 30 31	STEP	FIELD OXID GROWTH IN VET 02 FOR 5 HOURS TYPE=OXID, TEMP=1025, TIME=300, MODL=WETO
32	STEP	TYPE=ETCH, TEMP=25
34 35 36 37 38	. COMM .STEP .STEP .PLOT .STEP	GATE OXIDATION AT 1000 C TYPE=CXID, TEMP=1000, TIME-5, MODL=DRYO TYPE=OXID, TEMP=1000, TIME-5, MODL=WETO TOTL=Y, VEND=6 TYPE=OXID, TEMP=1000, TIME=5, MODL=DRYO
37 40 41 42 43 43 44 45 46 47	COMM MODEL STEP COMM MODEL STEP	ANNEAL CALCULATE THRESHOLD VOLTAGE NAME=SPM1, GATE=AL, OSS0=4E10, CBLK=1 TYPE=OXID, TEMP=1000, TIME=30, MODL=NITO, MODL=SPM THRESHOLD TAILORING IMPLANT NAME=SPM1, CBLK=6E15 TYPE=IMPL, ELEM=P, DOSE=5E11, AKEV=90, MODL=SPM1

STORAGE - 8mn VARIABLES EXECUTION - 180 SEC ON HP2117F 25 SEC ON DEC-28 DOPING PROFILES - DIFFUSION, IMPLANT, SUPREM **OUTPUT - TERMINAL GRAPHICS**

-48-

10' 0.0

1.0

FINITE DIFFERENCE

STATIC SOLUTION (POISSON)

NON-PLANAR SURFACE

SLOR



OXIDE THK= 808 A



10' CONCENTRATION (A/CC) 10" f

۵

DEPTH (MICRONS)

VOLTAGE= 90. KEV

TOTAL DOSE

3.02363E 12 3.58783E 11

6.0

RANGE= 0. 097 UM



0. 349741

O.

2.526E-03

O.

9.162E-05

O.

BORON

10"

PHOSPHORUS











SHORT PRESENTATIONS:

٠

"Hierarchical DRC" by Mark Horowitz

"SUDS-II" by Wayne Wolf

"On-line DRC of PC Designs" by Tom Bennett

"Chip Planning" by Eric Slutz

"CROCODILE" by John Beetem

"Data Base" by Markus Bayegan

"Bus Router" by Tom Blank

"Graphics Terminal" by Andreas Bechtol sheim

HIERARCHIAL

DESIGN RULE CHECK

(DRC)

PROBLEMS QUESTIONS

WHAT IS BOUNDARY OF CELL Bounding box User defined Merged layer

MARK HOROWITZ .

CONSTRAINTS

HIERARCHICAL DRC

IDEA : Use information in layout cell calls array

ADVANTAGES: Check cells once Smaller input Faster execution

HOW: Check boundary for each placement

CURRENT DRC



The SUDS-II Drawing System

Wayne Wolf

Advantages of SUDS-II:

- * written in transportable language (pascal)
- * relatively low-cost terminal required
- * simple to learn
- * encourages hierarchical design (push &

рор

commands)

* access to many utility programs through SDL

Current work:

- * modify user interface
- * investigate component paramaterization
- * define optimum hardware mix

Motivation

- automated routing is seldom 100% complete
- human intervention is definitely needed
- batch design rule checking!

 al lows addltlonal errors to be made
 blows turn around
- need for incremental design rule enforcement
- prohibit DR violations at all times
- utilize existing line-search technique3
- interactive routing aids for the designer

†.C. Bennett

DYNAMIC DESIGN RULE CHECKING

IN AN INTERACTIVE PC EDITOR

SLAC

.

.

Stanford University

Design Rule Enforcement

- current net in linked list structure '

- remainder of design represented by a bit map
- Line search based on Hightower algorithm

ABSTRACT

Batch design rule checking has been the standard approach for most DA systems. This approach has several major short-comings:

- 1. Allow DR violations to exist.
- 2. Requires DR checking after human intervention.

This method integrates the DRC program into the PC editing cycle. Since DRC on an entire design is a time consuming operation, we find this whole idea unsatisfactory.

At the outset we developed a router which does not produce DR violations during automatic routing. The router can be viewed as consisting of two major parts:

1. Automated line search algorithms.

2. DR enforcement data structures.

The PC editor in our system is an extension of the automatic router: it allows the user to control the line search algorithms as well as deleted critical obstructions. With this approach we obtain two desired goals:

- 1. No DR violations can be generated by human intervention.
- 2. The user has the full power of the auto router to CONNect non-critical connections.

Dealgn Rules

- connectivity: from circuit specification
- static obstructions! board geometry component topology pads
- dynamic obstructions: routed nets line segments vias









.

SHAPE DETERMINATION

Eric A. Slutz

SUMMARY:

7

.

Hierarchical Decomposition Bottom Up Area Calculation Top Down Sh Determination: * Tile 1

- * Topological Placement
- * Shape Adjustment
- * Critical Path Abutment





CROCODILE

A Graphical High Level Language for **Describing** Electronic Systems

John Beetem

Crocodile Features

(1) Describes both structure and functional
 behavior in the same diagram.

.

.

- (2) GRAPHICAL
- (3) PARALLEL
- (4) HIERARCHICAL
- (5) Separation of Control and Data flow.,

Symbols of the Crocodile Language

(1) Primitive Components:



A set of components, nets, and external contacts can be grouped into an Object:





(4) Non-primitiue Components:

		<u> </u>	D
4	XΟ	Ϋ́ο	B
-	X1	Y1	ļ
			•
Crocodile Summary

- (1) A few simple objects and a general way to connect them: produces a simple but powerful language.
- (2) Crocodile has many applications: computer hardware, signal processing, parallel software, etc.

The Crocodile Project

- (1) Editor
- (2) Simulator
- (3) Interface to a design database

Object FFT4 .



Object FFT8



DESIGN AUTOMATION DATA BASE

by

Markus Bayegan

BACKGROUND

The increasing number of Design Automation Applications and the growing complexity of design (LSI/VLSI) make the use of Centralized Engineering Data Bases a necessity.

WHAT IS A DATA BASE?

A data base system is a highly structured and formalized system in which a large amount of data can be manipulated concurrently by different programs, without detailed knowledge of implementation.

ADVANTAGES OF DATA BASE

Centralized Control

- The result of this is:
 - Reduced redundancy.
 - Increased consistency in the stored data.
 - More effective data exchange between application programs.
 - Easier to maintain data integrity.
 - Easier to apply security restrictions for accessing and updating data.

Data Independence

Programs which access the data base don't need to be changed, when the data base formal is updated.



۰.

.

GLOBAL_INFO <u>field.dage</u> NAME CREATICH_TIME LAST CHANGE_TIME W:ATT P:PB:TECT UNIT-FLAG PREJISION W:UNR_APEA VERSION LEVEL *	table Type text text count ptr:list ptr:table int int COUNI ptr:dir int int	* 5551111111111111111111111111111111111	Eifst 1 6 11 16 17 18 19 20 21 22 23 23 24
WORK_AREA <u>Pieli name</u> NAME . N:POINTER P:POINTER 4.	table Type text int pointer	8 5	Eitst 1 6 7
LOG_DESC <u>Pield_dame</u> NAME ATUAL_NAME ALIAS-FLAG N:AIT P:RDIFECT N:LOG_PIN P:LOG_PIN M:TQ_GROUP P:EQ_GROUP P:INTEBNAL_DESC	table <u>TYPs</u> text int count ptr:list ptr:list count ptr:list ptr:list	#5 5 1 1 1 1 1 1 1	Linst 6 11 12 13 14 15 16 17 18 19
LOG PIN <u>Field name</u> , NAME TIPS . N:ATT P:ATT P:ATT ROGEDOUP N E T .	list 1 Type text iat count ptr:list index	g/r 5 1 1 1 1	expand yes <u>First</u> 6 7 8 9 10

. .

ž

v

. .

An example of Schema/Subschema language.

WHY NOT USING EXISTING DATA BASE SYSTEMS?

- Existing systems are often tailored for short transitions.
- Engineering transactions are not short.
- ~ Programming language support (COBOL).
- Parallel processing.
- Data integrity.

The Access Routines (Data Sub-language) are:

- Data Base format independent.
- Simple for programming.
- Portable.



A CONCEPTUAL MODEL FOR THE DESIGN PROCESS

BUS ROUTER

III. Implementation A. Top by entities: components of a "super bus" routing: construction of pin. cost spanning tree Tom Blank B. Middle 000 0000000 00 00000000 entities: multiple net structures 000 I. Introduction routing: pattern match A. Idea - to devise a printed circuit board routing technique especially for bus structures. B. Informal bus definition: A collection of nets C. Bottom that have connections on a common group of components. 1. Route only DIP and SIP components. entities: point to point connection or net. 2. Let standard router complete remaining 0 0 o 0 connections. routing: pattern match 0 0 0 0

II. Integration into DA system



IV. Geal - to incorporate the designer given bus information into the final Printed Circuit board layout.

Implications

G-do

0 0

A. Better PC bd. space utilization.

-0*/*--0

O 0

- B. Minimize total routing tins (complete ymtcn)
- c. Improve percent completion
- D. Maximize use of designer input
 - 1. Bus information
 - 2. pattern specification
- 5. Could be generalized into IC bus routing

A High-Performance Microcomputer

Raster-Scan Graphics System

Model of a Frame Buffer Graphics System

Application	Update	Frame	Refresh	Video
Program	Process	Buffer	Process	Monitor

Andres Bechtolsheim Computer Systems Laboratory

Applications

Design Automation (VLSI project) Advanced Text Processing (TEX, Metafont) As a general departmental display system

System Architecture

Ethernetbased stations, personal or clustered centralized file-servers and data bases remote large-scale computing resources

Station contains

68000 microcomputer with virtual memory high-performance graphics keyboard, tablet

Goals:

Frame Buffer Size: 1024 by 1024 Bit

Refresh Rate: 64 MBit/sec (non-interlaced monitors)

Update Rate: 16 Mbit/sec (four refresh times)

Data Path Width: 16 Bit

Implications:

Memory Bandwidth: 60 Mbit/sec = 5 MWord/sec

Update Rate: 1 MWord/sec or 1 usec/update

address generation

shifting, masking

frame buffer operation

Architectures for Frame Buffer Graphicr

1. Processor-Memory Architecture

Frame Buffer is treated as standard memory			
Low performance if operations not microcoded			
Consumes significant fraction of main processor bandwidth			
To unload memory bus, frame buffer needs to be dual-ported			

2 Graphics	Processor	Architecture

Have a subsystem controlled by dedicated processor			
Main processor is'unloaded			
Performance criteria can be met easily			
Functionality limited by Graphics Processor			

	Р	
	¥	
Ľ	м	

Р

G.P.

F.B.

The Frame Buffer Operation (RasterOP)

Сору	Bit-Move	Dst + Src
Paint	Bit-Set	Dst ← Dst OR Src
Erase	Bit-Clear	Dst ← Dst AND NOT Src
Invert	Bit-XOR	Dst ← Dst XOR Src
Сору\	Bit-Move-Not	Dst ← NOT Src
Paint\	Bit-Set-Not	Dst + Dst OR NOT Src
Erase\	Bit-Clear-Not	Dst ← Dst AND Src
Invert\	Bit-XOR-Not	Dst + Dst XOR NOT Src

Implementation:

Dst<0:15> + PLA(Src<0:15>, Mask<0:15>, Mode<0:3>)

3. Functional Memory Architecture

Adapt memory organization to Frame Buffer task Separate Access, Operation, and Control Provide hardware mechanisms for: Pixel String Addressability (X, Y, Length) Raster Operation (Bit-Modification) Sequential Address Generation in X/Y

Р	
F.U.	
F.B.	

Frame Buffer Memory Organization

64 chips @ 16 kBit **=**

1,048,576 bits 1024 • 1024 512'512.4

- 1. Refresh Cycle Readout 64 bits in parallel into 64 bit buffer (64 bits every 1 usec)
- 2 Read-Modify-Write Cycle Readout 16 bits' Form new data Write back at same address
- 3. Crossing Logical Word Boundaries Decode each RAS separately Strobe CAS in parallel Wire Data Outputs together
- 4. Crossing Physical Word Boundaries Supply two sets of addresses (0:31> ← Address + 1 (32-63) ← Address









Graphics Subsystem Data Paths



Components of the SUN System

CONFERENCE ATTENDEES

<u>Andahl Corporation</u> Don Mortinore

AMD

Henry Sun

AM

Dave Clary Bob Griffin Dan Holt Chi-Song Horng Bob Kirk Steve Sapiro

Data General

Jack Crawford Sabin Head

Digital Equipment

Alain Hanover Dick Helliwell Val Pate1

Fai rchi l d

Daniel Fabre Hem Hingarh Sanh Srivardhana Robert Suaya Dan Wilnai

Four Phase Systems

Carl Hartshorn Dick Delp

General Dynamics

Len Gaska Howard Springer Jim Swenson

Hewlett Packard

Ravi Apte Dick Dowel1 JimLipman Bill McCalla Ed Smith Kanran Elahian Peter Roth Rod Price

IBM - San Jose

Gerry Watanabe Ron Young

IBM - Yorktown Heights

F. H. Dill Walter Kleinfelder

Intel

Robert Willoner Todd Wagner Christopher Goldstein

M crotechnology

Ed Porter Hung C. Lai Ming Young

National Semiconductor

Fred Brady Bill Dawson Dick Smith Jackie Tubis Edward vanBeever

Signetics

Carl Hage

Stanford

Guido Arnout Ria Sinons Arnout Hugo Deman /Univ. of Leuven Kim Stevens

Tandem Computers

Al McBride Michael Kelly John Barrett Paul Barnhard

Tektroni x

Tom Bohan Bill Peek