

Sparse Distributed Memory Prototype: Address Module Hardware Guide

M. J. Flynn, R. Zeidman, E. Lochner

Technical Report CSL-TR-88-373

December 1988

This research is supported by NASA under contract NAGW 419, in cooperation with RIACS (Ames Research Center).

**Sparse Distributed Memory Prototype:
Address Module Hardware Guide**

by

M. J. Flynn, R. Zeidman, and E. Lochner

Technical Report CSL-TR-88-373

December 1988

Computer Systems Laboratory
Departments of Electrical Engineering and Computer Science
Stanford University
Stanford, California 94305-4055

Abstract

This document is a detailed specification of the hardware design of the Address Module for the prototype Sparse Distributed Memory. It contains all of the information needed to build, test, debug, modify and operate the Address Module.

Copyright © 1988
by
Michael J. Flynn, Robert Zeidman, Eric Lochner

Contents

1 Applicable documents	1
2 Design and Operation	2
2.1 General Overview	2
2.2 Block Diagram	2
2.3 The Register Set	4
2.3.1 Reading the Command/Status Register	5
2.3.2 Writing the Command/Status Register	5
2.3.3 Reading the Tag Cache Output Register	6
2.4 Theory of Operation	6
2.4.1 Major Submodules	6
2.4.2 State Transitions	7
2.4.3 The Clock/Sequencer	8
2.4.4 The Bus Interface	10
2.4.5 The Register File	10
2.4.6 The Hard Address Memory	11
2.4.7 The Arithmetic Logic Unit	11
2.4.8 The Bit Counter and Compare Logic	11
2.4.9 The Tag Cache	14
2.4.10 Operation of the Address Module	15
2.5 Internal Interfaces	17
2.6 External Interface: The VME bus	17
3 Hardware Specifications and Power Consumption	20
4 Design Notes	22

A PAL Programs	23
A.1 Finite State Machine PAL	23
A.2 ALU PAL	24
A.3 Tag Cache PAL	24
A.4 Bus Interface (Address) PAL	25
B EPROM Programs	26
B.1 Stages One and Two	26
B.2 Stage Three	30
B.3 Stage Four	30
C Critical Design Considerations	32
C.1 Critical Timing Path	32
C.2 Tag Cache Write Enable	33
C.3 FULL status bit State Machine	33
D Sparse Address Module Schematics	37

List of Figures

2.1 Block Diagram of Address Module.	3
2.2 State transition diagram of Address module.	9
2.3 Stages 1 and 2 of the Bit Counter.	12
2.4 Stages 3 and 4 of the Bit Counter.	13
C.1 SIGNAL and TCWE timing.	34
C.2 State diagram for the FULL status bit.	35

List of Tables

2.1 Address Module Register Set.	4
2.2 Internal Buses.	17
2.3 Internal Control Signals.	18
3.1 Parts listing and power consumption.	21

Chapter 1

Applicable documents

The following documents, along with this one, comprise a set which is useful for understanding the operation of the sparse distributed memory prototype. For clarification of any subjects discussed in this document, please consult these other documents in the set.

1. "Sparse Distributed Memory Prototype: Principles of Operation (Revised)," M. J. Flynn, P. Kanerva, B. Ahanin, N. Bhadkamkar, P. Flaherty, P. Hickey, E. Lochner, K. Webber, R. Zeidman. Stanford University, Stanford, CA. Computer Systems Laboratory Technical Report CSL-TR-87-338.
2. "Sparse Distributed Memory Prototype: User's and Programmer's Guide," P. Hickey. NASA Research Institute for Advanced Computer Science, Mountain View, CA. Technical Report RIACS TR 88.48.



Chapter 2

Design and Operation

This chapter provides a complete description of the design and operation of the Address Module.

2.1 General Overview

The Address Module is a custom board which holds the 8,192 256-bit addresses of the Sparse Distributed Memory in its Hard Address Memory. When a Reference Address is written to it, the Address Module will sequentially compare each Hard Address to the Reference Address. When the Hamming distance between the two addresses is less than or equal to a predefined limit, stored in the Limit Register on the Address Module, the Address Module signals the Control Module that there has been a hit. When this occurs, a 13-bit tag associated with the relevant hard address is stored in a tag cache on the Address Module. By reading this Tag Cache, the Control Module can determine which Hard Address caused the hit and the Hamming distance between the Hard Address and the Reference Address. This operation is described in more detail in the subsequent sections.

The Address Module communicates with the Control Module over a standard VME bus using long word (32-bit) transfers.

2.2 Block Diagram

The Block diagram of the Address Module is shown in Figure 2.1.

The VME bus has 32 address lines (bus A) and 32 data lines (bus D) on it. The A bus is decoded and one of the 28 REG lines is asserted, depending on which register is to be read/written. The D bus, after going through line drivers in the VME bus data interface, is referred to as the XD bus. When the Hard Address Memory has been loaded and the appropriate registers have been written via the Hard Address Register (HAR),




Figure 2.1: Block Diagram of Address Module.

CHAPTER 2. DESIGN AND OPERATION

Table 2.1: Address Module Register Set.

Register	Longname	[width]	R/W	#32-bit	Regs	R#
TR	Tag Register	[16]	W	1		0
A 13 bit "Tag" which locates a Hard Address in the Hard Address Memory.						
HAR	Hard Address Register	[256]	W	8		1-8
Enters a Hard Address into the Hard Address Memory.						
RAR	Reference Address Reg.	[256]	W	8		9-16
Sets the Reference Address-the Address in Question.						
MR	Mask Register	[256]	W	8		17-24
Sets the Hamming AND mask.						
LR	Limit Register	[8]	W	1		25
Defines the radius of the Hamming Sphere. Any tag with Hamming distance less than or equal to this will be written to the TCO.						
SR	Command/Status Register	[8]	R/W	8		26
The bits in this register determine the current status of the machine.						
TCO	Tag Cache Output	[24]	R	1		2i
256-word cache that holds the accepted tags.						

the state machine is put in RUN mode by writing to the Status Register (SR). The ALU then receives signals from the Hard Address Register (HAR), Mask Register (MR), and Reference Address Register (RAR). The output of the ALU is the ZD bus, which has a one in each bit location in which the YD and RAR bits differ (or, if the CMODE signal is asserted, the bit locations in which they are the same.) The bit counter counts the number of ones on the ZD bus and outputs the result as DIST. Details of the bit counter can be found in Figures 2.3 and 2.4, or in the appendices. If the bit counter compare finds that the distance is less than or equal to the limit, it signals the Tag Cache to store the tag and distance. When the Tag Cache Output (TCO) is read by the Control Module, the data is taken off the CMD bus and put on the XD bus and finally out to the VME bus. Note that there are more control signals than are shown in the figures; these will be dealt with in more detail in the following sections.

2.3 The Register Set

The Address Module appears to the Control Module as a set of sequential memory locations on the VME bus. The addresses are defined as shown in Table 2.3.

2.3. THE REGISTER SET

2.3.1 Reading the Command/Status Register

Reading the Command/Status Register returns the following bits:

Bits	7	6	5	4	3	2	1	0
	X	FULL	DONE	CMODE	EMPTY	RST	ST1	ST0

These bits are defined as follows:

X: DON'T CARE

STATE:

ST1	ST0	
0	0	Reset
0	1	Running
1	0	Hit
1	1	Wait/Done

Reset: At power-on, reset is asserted for approximately 200 msec.

RST	
0	Ready
1	Reset

Tag Cache Empty Indicator:

EMPTY	
0	TCO not empty
1	TCO empty

Complemented Mode:

CMODE	
0	Uncomplemented Addresses
1	Complemented Addresses

Done Indicator:

DONE	
0	AM not done processing
1	AM done processing

Full Indicator:

FULL	
0	TC is full
1	TC is not full

2.3.2 Writing the Command/Status Register

Writing the Command/Status Register involves the following bits:

Bits	i	6	5	4	3	2	1	0
	X	X	X	CMODE	FORCE	FRST	FST1	FST0

CHAPTER 2. DESIGN AND OPERATION

These bits are defined as follows:

X: DON'T CARE

FORCED STATE:

FORCE	FST1	FST0	
0	X	X	Normal operation
1	0	0	Reset
1	0	1	Running
1	1	0	Hit
1	1	1	Wait/Done

Forced Reset:

FRST	
0	Ready
1	Reset

Complemented Mode:

CMODE	
0	Use uncomplemented addresses
1	Use complemented addresses

Note that when the FORCE bit is set, the AM is forced into a particular state until the FORCE bit is reset. This is used for debugging purposes only.

2.3.3 Reading the Tag Cache Output Register

Bits in the tag cache output are defined as follows:

Bit23 - Bit16	Hamming Distance
Bit15 - Bit0	Tag ID

2.4 Theory of Operation

2.4.1 Major Submodules

Figure 2.1 is the block diagram for the AM. It shows the seven submodules of the AM which are:

1. Clock and Sequencer: This submodule contains the master state machine and the master clock.
2. Bus Interface. The bus interface allows the Address Module to communicate with the Control Module over the VME bus. Interface logic provides for address

mapping and maintenance of control information. The VME bus also supplies power and ground to the board.

3. Register File. The register file contains all registers used by the Address Module.
4. Hard Address Memory. All 8,192 256-bit addresses are contained in this memory, which consists of 32 8KB static RAMs.
5. Arithmetic Logic Unit. This submodule performs the 256-bit exclusive-OR and mask operations. The Reference Address Register and Mask Register are combined here with a Hard Address by a logic unit, which consists of 64 programmable logic arrays (PLAs). The ALU result is a 256-bit quantity with a 1 in each bit position in which the Reference Address differs from the Hard Address and is not masked by a 0 in the corresponding bit position in the Mask Register. The number of 1s in this result is the Hamming distance between the Reference Address and the Hard Address. The Mask is a 256-bit user-specified pattern to restrict the Hamming distance calculation to a subset of the 256 bits, if desired. The CMODE bit in the Command/Status Register can be set which causes the ALU to use the complemented Hard Address.
6. The Bit Counter and Bit Counter Compare Logic. The bit counter calculates the Hamming distance by adding the 256 bits of the ALU output and then compares the result with the Limit Register. If the result is less than or equal to the Limit Register, there is a "hit," and both the Tag associated with the particular Hard Address and its Hamming distance from the Reference Address are written into the Tag Cache.
7. Tag Cache. During an operation, when the Address Module finds a Hard Address whose Hamming distance from the Reference Address is within the limit prescribed by the Limit Register, the Tag associated with that Hard Address, as well as the Hamming distance, is written into the Tag Cache. The Tag Cache acts as a First In-First Out buffer between the Address Module and the Control Module, thus allowing the ALU operation to occur without the need for synchronization between the two modules. It can hold up to 256 Tags and their associated Hamming distances. When the Tag Cache has recorded 256 Hits, the Address Module enters the WAIT state, suspending operation until the Control Module has read all 256 locations. Once this occurs, the Address Module enters the RUN state, resuming operation until another 256 Hits have been recorded. In this way, the Tag Cache is capable of recording an unlimited number of hits.

2.4.2 State Transitions

Figure 2.2 details the state diagram of the Address Module. The four processor states are as follows:

0. **RESET.** This is the power-up state of the AM. However, the Address Module will enter the RUN state and begin processing garbage data once the initial power-on reset mechanism has finished. Before writing the Hard Address Memory or in any other way initializing the AM, the Control Module must put the AM in the RESET state by setting the FRST bit in the Command/Status Register. The AM will then remain in the reset state until the FRST bit is cleared, causing the AM to enter the RUN state and begin processing the Reference Address.
1. **RUN.** The AM enters this state from a **reset** when the FRST bit in the Command/Status Register is zeroed. It continues to loop within this state until a hit occurs or until the Hard Address Memory is exhausted.
2. **HIT.** When a hit occurs, the AM enters the HIT state and writes the Tag associated with the Hard Address, and its Hamming distance, into the Tag Cache. This state is included for timing reasons, enabling the Address Module to process data at a higher frequency (1 MHz clock rate).
3. **WAIT/DONE.** This state is entered when the Hard Address Memory has been completely examined or when the Tag Cache is full (data has been stored in its last location which has not yet been read by the Control Module). The DONE status bit allows the Control Module to differentiate between these two conditions. The AM will leave the WAIT state and resume the RUN state when the CM reads the last location in the Tag Cache. The AM will remain in the DONE state until the CM sets the FRST status bit, forcing the AM into the RESET state during which it can be set up for more Reference Address processing.

We will now examine each submodule of the AM in detail. The schematics for each submodule are given in Appendix D.

2.4.3 The Clock/Sequencer


The Clock/Sequencer implements the state machine described above. It consists of a system clock, power-on reset circuitry, a registered PAL to implement the state machine, and a 13-bit tag counter.

The clock runs at 4.0 MHz and is generated by a crystal, which is then divided down by two flip flops in a single 74LS74 package. The resulting system clock is 1.0 MHz for use by the Address Module.

The power-on reset circuitry consists simply of a buffered resistor and capacitor which insures that the board is reset when power is applied, for a minimum time of 200 msec. This feature may be eliminated in future versions since the Control Module must reset the AM before initializing it anyway.

The 16R4 registered PAL implements the state machine described earlier. It is responsible for putting the AM into one of its four states: RESET, RUN, HIT, or

2.4. THEORY OF OPERATION



Description of Signals:

rst The value of the state register reset line.

hit Is high when the Hamming distance is less than or equal to the limit.

amco Tag Cache will be full at the next positive clock edge.

full Tag Cache is full.

done The entire address space has been searched.

Figure 2.2: State transition diagram of Address module.

WAIT/DONE. It also outputs the signals ACNTEN , TCNTEN , CMTAG , and AM-TAG , which are described in the section on internal interfaces.

The tag counter consists of two 74ALS867 counter chips. This counter is used to generate tags in order to address each location in the Hard Address Memory during RUN cycles.

2.4.4 The Bus Interface

The Bus Interface submodule handles all of the VME-bus addressing for the AM, and internal to external bus translations. It consists of a set of bus transceivers, a 16L8 PAL for board address decoding, two 74LS154 demultiplexers to generate the register select lines, and connectors to the VME bus for communication and to supply the necessary power to the board. Only Long Words (32-bit quantities) should be read or written to the AM. Any other data type may result in incorrect data transfers.

NOTE: It is important to note that the board address from the VME bus is qualified with the data strobes DS0 and DS1. While this should work in most cases, there is a possibility that the address can become invalid before the data strobes are deasserted due to skew on the backplane. This would result in incorrect registers being accessed for a short time. To avoid this problem in any future designs, the register selects should be latched on the falling edge of the data strobes.

2.4.5 The Register File

The Register File contains all registers used by the Address Module. These are:

1. The Hard Address Registers (HARs) are actually 32 8K x 8 static RAMs which make up the Hard Address Memory. The Control Module accesses them via the VME bus as if they were eight 32-bit registers.
2. The Limit Register (LR) consists of a single 74LS373 8-bit latch which specifies a maximum Hamming distance. If the Reference Address is within this distance from a particular Hard Address, it is stored in the Tag Cache as a hit.
3. The Mask Register (MR) consists of 32 74LS373 8-bit latches which hold the 256-bit mask. The mask specifies which bits are to be ignored when the Reference Address is compared to the Hard Address Memory.
4. The Reference Address Register (RAR) consists of 32 74LS373 8-bit latches, which hold the 256-bit address which the Address Module compares to the Hard Address Memory.
5. The Command/Status Register (SR) consists of a buffer for reading and a latch for writing. When read, the 8-bit 74LS244 buffer outputs the status of the Address

Module onto the VME bus. The individual status bits, FULL, DONE, CMODE, EMPTY, RESET, ST1, ST0, were defined earlier. When written the 74LS373 8-bit latch stores the command bits CMODE, FORCE, FRST, FST1, FST0 which are used by the Control Module to control the AM and were defined earlier.

6. The Tag Cache Output (TCO) is the 256×24 bit output of the 7130 and 7140 dual part memories which make up the Tag Cache. The Control Module reads the TCO as a 24-bit register via the VME bus.
7. The Tag Register (TR) consists of two 74LS373 8-bit latches used to hold a 13-bit quantity. This quantity, the Tag, is used to reference one of the 8,192 different Hard Addresses in the Hard Address Memory.

2.4.6 The Hard Address Memory

The Hard Address Memory stores all 8,192 256-bit Hard Addresses. It consists of 32 8k-by-8-bit static CMOS RAMs, along with 74LS244 buffers which demultiplex the inputs and outputs of the RAMs.

2.4.7 The Arithmetic Logic Unit

The ALU uses the Reference Address Register, the Mask Register, and a logic unit to perform a 256-bit XOR-AND operation. The logic unit is implemented in 64 16L8 programmable array logic chips (PALs) which performs the masked exclusive-or operation. The PAL programs are given in Appendix A.

2.4.8 The Bit Counter and Compare Logic

The resulting 256-bit word from the ALU is then passed to the Bit Counter. The number of bits in this word that are '1' is the Hamming distance between the Reference Address and the Hard Address.

The Bit Counter implements a 256-bit wide one-bit adder in four stages as represented functionally in Figures 2.3 and 2.4. Each stage is constructed from several 32KB EPROMs. The first stage consists of 17 identically programmed EPROMs. Each of the 15 EPROM address lines are connected to one of the 256 bits of the ALU output. The four bit output is a binary number representing the sum of the 15 bits. Since $15 \times 17 = 255$, there is one bit from the ALU that is not added, but carried into the next stage.

Now, the binary outputs of the first stage must be added to each other along with the 256th bit that was left over. In the second stage, 15 bits in the 1's position are added together to give a four bit partial sum hex number. Similarly, 15 bits in the 2's position, 4's position, and 8's position are added to give 4-bit binary number sums as shown in Figure 2.3. There still remain two 4-bit binary numbers remaining from stage




Figure 2.3: Stages 1 and 2 of the Bit Counter.





Figure 2.4: Stages 3 and 4 of the Bit Counter.

one and the 256th bit output of the ALU to be summed. Note that the operation, and thus the programming, of the EPROMS in stage two is identical to that of stage one.

The quantities to be added are the 256th bit from the ALU, the two 4-bit quantities from stage 2, and the four 4-bit quantities from stage 3. The quantities from stage 3 need to be shifted according to which place value they represent. The diagram in Figure 2.4 shows that this addition can be broken up into two identical additions of 12 and 13 bits, resulting in two 6-bit binary quantities as shown. The EPROMs in stage 3 are programmed to perform this addition.

Finally, in stage 4, the two 6-bit quantities are added to form a single 8-bit quantity in stage 4. Note that if a sum of 256 is produced, which would require 9 bits to represent, it is mapped to 255 which is represented by eight ones. This necessary anomaly was determined to have no practical effect on the usefulness of the Sparse Distributed Memory System.

This eight-bit result is then compared with the Limit Register. The comparison is done with two 74LS85 comparators. If the result is less than or equal to the limit, the Hit status bit is set causing the AM will enter the HIT state, storing the Tag and the Hamming distance into the Tag Cache.

2.4.9 The Tag Cache

The central components of the Tag Cache are a trio of dual-ported 256 byte static RAMs. The IDT7130 chip is the master dual port RAM while the two IDT7140 chips are the slave dual port RAMs. One RAM stores the Hamming distance, the other two store the Tag associated with the Hard Address. In operation, the internal write counter, implemented with a 74ALS867, points to the next available address in the DPRAM where the Tag and Hamming distance can be stored by the Address Module. Similarly, the internal read counter, also implemented with a 74ALS867, points to the the next location in the Tag Cache to be read by the Control Module. Thus the dual port RAMs and the read and write counters create a FIFO. When the AM enters the HIT state, the Tag and distance are written to the DPRAM after which the internal write counter is incremented. The EMPTY status bit is then cleared, signalling the Control Module that the Tag Cache has data to be read. When the CM reads the Tag Cache, the internal read counter is incremented. When the read and write counters are equal, the Tag Cache is empty and the EMPTY status bit is set. It is important that the CM read the Tag Cache *only* when the EMPTY bit is zero. Otherwise the operation of the AM will be unpredictable until it is once again reset by the CM or through powering off.

The Tag Cache outputs are buffered by 74LS244 buffers since the IDT7130 and IDT7140 do not have enough drive capability.

The Tag Cache PAL is used to synchronize the output of the read counter overflow signal to the Address Module clock, and then generate the FULL status bit, the EMPTY

status bit, and a write strobe to the Tag Cache. For detailed information on this PAL, see appendix A.

BUSYR is asserted by the Dual Port SRAM whenever the two addresses are equal and the internal arbitration logic has given access to the right (write counter generated) address. Similarly, BUSYL is asserted when the left (read counter generated) address is given access. The important fact, though, is that when one of these signals is asserted, the two addresses are identical and thus the Tag Cache is empty.

When the write counter overflows, the Tag Cache is full until the read counter similarly overflows.

When the Address Module is in the HIT state, the Tag Cache Write Enable is asserted during the first half of the clock period.

2.4.10 Operation of the Address Module

The AM operates in two distinct modes. Before an application is run on the SDM system, specific Hard Addresses must be loaded into the AM and the various registers must be initialized. This is accomplished in the RESET state as shown in the State Transition Diagram, Figure 2.2.

Once set-up is complete, applications can be run on the system. Application processing begins when the Control Module takes the Address Module out of the RESET state and into the RUN state by clearing the FRST status bit in the Command/Status Register.

A single read or write for an application causes the AM to:

1. Execute the RUN state 8192 times. During each execution, the Reference Address is compared to one of the Hard Addresses, and the Hamming distance between them is calculated and compared to the value in the Limit Register.
2. Visit the HIT state once for every hit encountered during the RUN state.
3. Visit the WAIT state whenever the Tag cache gets filled.
4. Visit the DONE state when the entire contents of the Hard Address Memory have been examined.

Note that the WAIT state and DONE state are identical except for the value of the DONE status bit.

The procedure for running an application is described below.

Set up

1. The CM sets the FRST bit in the Command/Status Register, placing the AM in the RESET state.

2. The CM loads the Hard Address Memory. This is accomplished by first loading the Tag Register with the appropriate tag, and then loading the Hard Address Register associated with that tag. The Hard Address Register consists of eight 32 bit quantities which can be loaded in any order, forming a single 256 bit Hard Address.
3. The CM loads the other registers: the Mask Register, the Limit Register and the Reference Address Register. The order of access is not important. Also, values loaded into the registers and the Hard Address Memory will remain intact even after the AM has been placed in the RESET state. The registers and the Hard Address Memory will contain random data, however, after a power up.

Operating

1. The CM clears the RST bit in the Command/Status Register, and the state machine enters the RUN state.
2. During each RUN cycle, the next Hard Address in the Hard Address Memory (beginning at tag 0 and incrementing to tag 8191) is transferred to the ALU, to be XORed with the Reference Address. The result is then ANDed with the Mask Register and passed to the Bit Counter. The result propagates through all four stages of the Bit Counter and is then compared to the Limit Register. If the result is less than or equal to the Limit, the HIT status bit is set and the AM enters the HIT state. If there is no hit, the AM continues in the RUN state, examining the next Hard Address. When the last Hard Address has been examined, the AM enters the DONE state.
3. During a HIT cycle, the Hamming distance is sent to the Tag Cache, along with the Hard Address Tag. If the Tag Cache is then full, the AM enters the WAIT state. If the last Hard Address has been examined, the AM enters the DONE state. Otherwise the AM resumes execution in the RUN state.
4. During a WAIT cycle, the AM suspends operation and waits until the CM has read the last entry in the Tag Cache. At that point, if all Hard Addresses have been examined, the AM enters the DONE state. Otherwise the AM resumes execution in the RUN state.
5. During a DONE cycle, the AM asserts the DONE status bit and performs no operation until the CM sends it into the RESET state by setting the RST status bit, or by a power-on reset.

A complete block diagram of the Address Module may be found in Figure 2.1.

Table 2.2: Internal Buses.

Bus	Bits	Description
XD	32	Used to move data back and forth between the VME bus and the 28 Address Module registers.
REG	28	During a read or a write, only one of these lines will be high, signifying which register is being addressed.
TAG	13	Holds the index to the 8K of Hard Address Memory.
YD	256	Used to move a word from the Hard Address Memory to the ALU.
MR	256	Used to move the Mask Register contents to the ALU.
RAR	256	Used to move the Reference Address Register contents to the ALU.
ZD	256	This bus is the output of the ALU and the input to the Bit Counter. It has a one in each position in which the YD bus and the RAR bus differ (or, if the CMODE signal is asserted, the positions in which they are the same.)
Dist	8	Carries the result of the Bit Counter to the distance comparator.
Limit	8	Carries the Limit Register (LR) output to the distance comparator.
AMA	8	Output of the write counter. Used as the address for the Address Module's port of the Tag Cache.
CMA	8	Output of the read counter. Used as the address for the Control Module's port of the Tag Cache.

2.5 Internal Interfaces

There are a number of buses and control signals that are internal to the Address Module. A list of the internal buses is given in Table 2.2 and a list of control signals is given in Table 2.3.¹

2.6 External Interface: The VME bus

The Address Module communicates with external components via a VME bus interface. The AM is set up to operate as a slave device that responds to data transfers in the address range of 0x00000000 to 0x0000007C, inclusive². This corresponds to the space

¹On the schematics, if a signal is suffixed with a dash, it is an active low signal. Otherwise, the signal is active high.

²The Address Module has been placed at the bottom of VME bus address space. However, it will not necessarily reside at the same location in the address space of the VME bus master device. For example, if the master device has allocated locations 0x04000000 to 0x08000000 for the VME bus, then it will find the AM at locations 0x04000000 to 0x0400007C. The addresses actually placed on the bus and sent to the AM, though, will be from 0x00000000 to 0x0000007C.

Table 2.3: Internal Control Signals.

Status/Control Register:	
CMODE	Makes the ALU use the complement of the RAR.
FORCE	Used to force the State Machine into a known state.
FST1	If force is asserted, this will become the new value of st1 (see below).
FST0	If force is asserted, this will become the new value of st0 (see below).
RST	Reset the Address Module.
State Machine:	
CLK	A 1 Mhz clock.
ST1	High state bit.
ST0	Low state bit.
TCNTEN	Enables the Hard Address tag counter which sequentially addresses the HAM.
ACNTEN	Enables the write counter (holds the address for the Address Module's port of the Tag Cache.)
CMTAG	Tells the Hard Address memory logic to index the HAM with the value stored in the Tag Register sent from the Control Module (reset mode only).
AMTAG	Tells the Hard Address memory logic to index the HAM with the value of the Hard Address tag counter (used when not in reset mode).
Read/Write Control:	
WE	Write enable. Trailing edge used to latch data from XD bus into the HAM.
RE	Read enable. Is asserted when it is okay to put data on the XD bus for the Control Module to read.
TCWE	Tag Cache write enable. Trailing edge used to write data into Tag Cache.
OK	Is asserted when the Address Module is being addressed.
R/W	Read/Write control signal from the VME bus.
Cache Status:	
FULL	Tag Cache is full. State Machine must enter wait state.
EMPTY	Tag Cache is empty. Control Module must wait until the Address Module writes the cache again or DONE is asserted.
DONE	Signals the Control Module that the entire Hard Address Memory has been searched.
HIT	The Hamming distance is less than or equal to the limit. The state machine goes into the Hit state and stores the distance and tag in the Tag Cache.

needed by 32 32-bit registers, though only 28 of them are actually used. Data is transferred in quad-byte (32-bit) quantities. Thus, all 32 bits are used on both the address and data buses (labeled bus A and bus D in the schematics, respectively.)

The only other VME bus signals used are the address strobe (AS), data strobes (DS0 and DS1, data acknowledge (DTACK), and the read/write signal (WRITE). The address strobe is used to latch in the address, while the data strobes are used to signal that valid data is on the VME bus. The AM asserts DTACK 1 micro-second after the data is valid. This was determined to be enough time for the data to be latched into the appropriate register.

Chapter 3

Hardware Specifications and Power Consumption

The Address Module consists of a 400mm 9U sized VME card with two standard 96 pin VME connectors. Table 3.1 shows a list of the components along with the current drawn by each.

The total maximum power was found with the following formula:

$$TOTAL = \Sigma TYP + \sqrt{\Sigma (MAX - TYP)^2}$$

Since each part actually belongs to a distribution, the typical power is the mean for the distribution while the maximum is usually three sigma above the mean. The sum of the typical numbers will give the typical power of the board. The formula above gives the power at three sigma above the mean for the entire board. Essentially, since the board is composed of many parts, the chance that all are operating at maximum power is very small. Also notice that the more parts that comprise the board, the more likely it is that the typical power will be the actual operating power. Thus for more parts, the maximum number approaches the typical number.

Table 3.1: Parts listing and power consumption.

PART	QTY	mA PER PART		mA TOTAL	
		TYP	MAX	TYP	MAX
16L8D	65	120	180	7800	8284
16R4D	2	120	180	240	325
27256 (EPROM's)	24	—	30	—	720
74AS867	4	100	160	400	520
74F02	1	i	13	i	13
74F244	3	60	90	180	232
74F245	4	100	125	400	450
74HC174	1	1	4	1	4
74LS00	1	2	4	2	4
74LS02	6	3	5	18	22
74LS04	2	4	7	8	12
74LS27	1	4	7	4	7
74LS32	3	5	10	15	24
74LS74	1	4	8	4	8
74LS85	2	10	20	20	34
74LS125	1	10	20	11	20
74LS154	2	9	14	18	22
74LS244	36	32	54	1152	1284
74LS373	68	24	40	1632	1764
IDT7130	1	65	180	65	180
IDT7140	2	65	180	130	293
MS6264L-70	32	—	55	—	1760
TOTAL (mA)				14,587	15,167
TOTAL (Watts)				72.9	75.8

Chapter 4

Design Notes

This chapter comments on the current design, pointing out aspects that should be improved on subsequent designs.

1. The board address from the VME bus is qualified with the data strobes DS0 and DS1. While this should work in most cases, the VME bus specifications do leave open the possibility that the address can become invalid before the data strobes are deasserted due to skew on the backplane. This would result in incorrect registers being accessed for a short time. To avoid this problem in the future, the register selects should be latched on the falling edge of the data strobes.
2. According to the VME bus specifications, slave boards must not respond to reserved address modifier codes. The current board does not observe the address modifier codes. For the current design this causes no problem but it does limit the expandability of the system and puts certain restrictions on the address space allowed for other boards in the system.
3. Also according to the VME bus specifications, slave boards must not respond to data transfer cycles when IACK is asserted. The current design does not look at IACK. Again this causes no problem in the current system but may put limitations on future systems using standard VME bus masters.
4. In the current design, the ALU, bit counter, and limit register comparison all occur sequentially. A pipelined design would allow the board to process data much faster although increasing the number of components and complexity of the design. This option should be explored.

Appendix A

PAL Programs

Programmable Array Logic (PAL) chips are used in four places in the design of the Address Module:

- The Finite State Machine
- The Arithmetic and Logical Unit (ALU)
- Control of Tag Cache Signals
- The Address Half of the Bus Interface

All of the PAL's were programmed with a SD 20/24 PAL Development System. The programs used to burn the PALs are listed in the following sections.

A.1 Finite State Machine PAL

```
PAL16R4
P5
FSMPAL
STANFORD UNIVERSITY
```

```
CLK FSO FS1 RST F DONE /HIT /AMCO /FULL CND
CND /AMT /CMT SO S1 RST1 RST2 /CTEN /QHIT VCC
```

```
AMT = S1 + so
CUT = /S1*/SO
CTEN = /S1*SO*/DONE*/HIT + S1*/SO*/DONE + RST2
QHIT = S1*/SO
/SO := F*/FSO + RST + RST2 + /F*/S1*SO*/RST*/DONE*HIT
```

```

/S1 := F*/FS1 + RST + RST2 + /F*/SO*/S1*/RST2 +
      /F*/S1*SO*/RST*/HIT*/DONE +
      /F*S1*/SO*/RST*AMCO +
      /F*S1*SO*/RST*/FULL*/DONE

/RST1 := /RST
/RST2 := /RST1

```

DESCRIPTION:

A.2 ALU PAL

PAL16L8

P1

ALUPAL

STANFORD UNIVERSITY

R2 R3 YO Y1 Y2 Y3 MO MI M2 GND M3 NC RO NT R1 Z0 Z1 Z2 Z3 VCC

```

/Z0 = /MO + /RO*/YO*/NT + RO*YO*/NT + RO*/YO*NT + /RO*YO*NT
/Z1 = /MI + /R1*/Y1*/NT + R1*Y1*/NT + R1*/Y1*NT + /R1*Y1*NT
/Z2 = /M2 + /R2*/Y2*/NT + R2*Y2*/NT + R2*/Y2*NT + /R2*Y2*NT
/Z3 = /M3 + /R3*/Y3*/NT + R3*Y3*/NT + R3*/Y3*NT + /R3*Y3*NT

```

DESCRIPTION:

A.3 Tag Cache PAL

PAL16R4

P5

TAGPAL

STANFORD UNIVERSITY

CLK CLK2 so sl /AMCO /CMCO /RESET /BUSYL /BUSYR /GND
 CND /TCWE /SIGNAL NC /FULL X /CMC02 /EMPTY0 /EMPTY VCC

CMC02 :=CMCO

FULL := /FULL*AMCO + FULL*/X*/CMC02*/RESET + FULL*/X*CMC02*/RESET
 + FULL*X*CMC02*/RESET

/X := /FULL + /CMC02

EMPTY0 = BUSYL*/FULL + BUSYR*/FULL + FULL*/X*CMC02 + FULL*X*/CMC0

/EMPTY = /EMPTY0

A.4. BUS INTERFACE (ADDRESS) PAL

25

SIGNAL = S1*/S0*/CLK2 + SIGNAL*S1*/S0 + SIGNAL*CLK2
TCWE = S1*/S0*/SIGNAL

DESCRIPTION:

A.4 Bus Interface (Address) PAL

PAL16L8

P4

ADDRPAL

STANFORD UNIVERSITY

A31 A30 A29 A28 A27 A26 A25 A24 A23 GND
A22 AM A21 A20 A19 A18 /INT1/INT2 NAM VCC

INT1 = /A31*/A30*/A29*/A28*/A27*/A26*/A25

INT2 = /A24*/A23*/A22*/A21*/A20*/A19*/A18

/AM = /INT1 + /INT2

/NAM = INT1*INT2

DESCRIPTION:

Appendix B

EPROM Programs

The Bit Counter is implemented in four stages of Erasable Programmable Read Only Memory (EPROM) chips. The first two stages consists of 17 and 4 15-bit counters, respectively. The program to generate the data file for these counters is in 'count.c'. The third stage consists of 2 adders, which are generated by the file 'slant.c'. The final stage is a single adder, generated by 'adder.c'. All of the EPROMs were programmed with the EPRO System 4000 Programmer I attached to an IBM PC-XT.

B.1 Stages One and Two

```
/* count.c */

/*****/
/*
/* This file will generate the data for the first two stages
/* of the eprom bit counter. It is a (15,4) counter.
/*
/* To generate the file for the EPRO programmer, compile
/* the program and type:
/*
/* count > count .dat
/*
/* The output file count.dat can then be down-loaded to
/* the programmer.
/*
/*****/
/* Regarding the Intel MCS-86 hex format:
/*
/* There are four record types:
/*
```

```

/*      00      data record                                */
/*      01      end record (end of file)                  */
/*      02      paragraph address (16 bytes, defaults to 0) */
/*      03      start record (ignored)                    */
/*                                                         */
/*                                                         */
/* The format is as follows:                                */
/*                                                         */
/*      :BCAAAARTDDDDDDDDDDDDDDDDDDDDDDCC<CR><LF>        */
/*                                                         */
/*      BC      number of data bytes in the record        */
/*      AAAA    offset address for this record            */
/*      RT      record type (see above)                   */
/*      DD      ascii coded hex data bytes                */
/*      cc      twos complement of the sum of all the bytes */
/*               <this is the checksum; adding all the  */
/*               bytes with CC produces a zero result>    */
/*                                                         */
/******
#define N 15          /* # of input bits */
#define M 8          /* # of output bits */

short input [N];
/*      a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 */
int w[N] = (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1}; /* weights
*/
char line[81];
int aa = 0;          /* offset address (used by 'format') */

int increment ()
{
    int i, c_in = 1, c_out;

    for(i = 0; i < N; i++) {
        c_out = (c_in + input[i]) / 2;
        input[i] = (input[i] + c_in) % 2 ;
        c_in = c_out;          /* c_in for next iteration is c_out */
    }
    return(c_out);
}

```

```

itox(val, high, low)
int val;
char *high, *low;
{
    int i;

    i = val / 16;
    if (i < 10)
        *high = (i + '0');
    else
        *high = (i - 10 + 'A');

    i = val % 16;
    if (i < 10)
        *low = (i + '0');
    else
        *low = (i - 10 + 'A');
}

format(bc, bs)
int bc, bs;
{
    char high, low;
    int cc;                /* twos complement of the sum of all the bytes
*/

    itox(bc, &high, &low);
    line[1] = high;
    line[2] = low;        /* byte count stored in hex */

    itox(aa/256, &high, &low);
    line[3] = high;
    line[4] = low;
    itox(aa%256, &high, &low);
    line[5] = high;
    line[6] = low;        /* store the effective address */

    bs = (bs + bc + aa/256 + aa%256) % 256;    /* sum of all bytes */
    cc = (256 - bs) % 256; /* checksum of all the bytes */
    itox(cc, &high, &low);
    line[9 + 2*bc] = high;
}

```

```

    line[10 + 2*bc] = low; /* store the checksum */
    line[11 + 2*bc] = '\0'; /* terminate the line with a null character */

    aa += bc; /* increment the effective address for next time*/
}

```

```

main0
{
    int bc = 0, /* byte count */
        bs = 0; /* sum of all the bytes */

    int i, sum;
    char high, low;

    line[0] = ':'; /* for formatting purposes */
    line[7] = '0';
    line[8] = '0'; /* record type = 0 (data record) */

    printf(":020000020000FC\n"); /* paragraph address */
    do {
        sum = 0;
        for(i = 0; i < N; i++)
            sum += input[i] * w[i];
        if (sum == 256)
            sum = 255;
        itox(sum, &high, &low);
        line[9 + 2*bc] = high;
        line[10 + 2*bc] = low;

        ++bc;
        bs = (bs + sum) % 256;

        if (bc == 16) {
            format(bc, bs);
            printf("%s\n", line);
            bc = 0;
            bs = 0;
        }
    } while (increment0 == 0);
}

```

```

    if(bc) {                                /* some bytes have not been stored */
        format(bc, bs);
        printf ("%s\n",line);
    }
    3
    printf (":00000001FF\n");    /* end of record */
}

```

B.2 Stage Three

The only difference between this program and the one for the first two stages is the file header and the initialization of the weights by which the input is to be multiplied. Thus, only these changes need to be shown here:

```

/* slant.c */

/*****
/*
/* This file will generate the data for the third stage eeprom
/* of the bit counter. It is a (1,2,2,4,4,6) counter.
/*
/* To generate the file for the EPRO programmer, compile
/* the program and type:
/*
/*     slant > slant.dat
/*
/* The output file slant.dat can then be down-loaded to
/* the programmer.
/*
*****/

/*      a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 */
int w[N] = {1, 1, 2, 1, 2, 1, 2, 2, 4, 4, 8, 8, 16, 0, 0}; /* weights
*/

```

B.3 Stage Four

The only difference between this program and the one for the first two stages is the file header and the initialization of the weights by which the input is to be multiplied. Thus, only these changes need to be shown here:

```
/* adder.c */

/*****
/*
/* This file will generate the data for the fourth stage eprom */
/* of the bit counter. It is a (1,1,2,2,2,2,1,1,8) counter */
/* with greater than 256 mapped to 255. */
/*
/* To generate the file for the EPRO programmer, compile */
/* the program and type: */
/*
/* adder > adder.dat */
/*
/* The output file adder.dat can then be down-loaded to */
/* the programmer. */
*****/

/* a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 all a12 a13 a14 */
int w[N] = {1, 2, 4, 8, 16, 32, 4, 8, 16, 32, 64, 128, 0, 0, 0};/*weights
*/
```

Appendix C

Critical Design Considerations

This appendix provides an analysis of critical considerations that affected the design of the Address Module.

C.1 Critical Timing Path

The maximum frequency of the Address Module is determined by the path when it is in the RUN mode and evaluating whether a particular Hard Address is a hit. In this case, after the clock, the Tag Counter of the Clock/Sequencer section advances and addresses the Hard Address Memory. The Static RAMs in the Hard Address Memory must output a Hard Address which passes through the ALU to the Bit Counter. The Bit Counter EPROMs produce a sum of bits which is compared to the Limit Register to produce a hit (or the absence of a hit). The hit signal then goes to the state machine PAL to determine the next state. The flow through each chip and the worst case timing are given below. Locations of chips are given with respect to the page of the schematics (see Appendix D).

Part type	Location	Parameter	Function	Time(ns)
74AS867	p. 34	CLK to Q	Tag Counter output	15.0
74F244	p. 9	A to Y	HAM address buffer	6.2
8Kx8 SRAM	pp. 1-8	Addr access	Hard Address Memory	70.0
PAL16L8D	pp. 20-27	in to out	ALU	10.0
27256 EPROM	pp. 28-29	Addr access	Bit Counter stage 1	200.0
27256 EPROM	p. 30	Addr access	Bit Counter stage 2	200.0
27256 EPROM	p. 30	Addr access	Bit Counter stage 3	200.0
27256 EPROM	p. 30	Addr access	Bit Counter stage 4	200.0
74F85	p. 31	data nput to A=B output	Limit Register compare	12.0
74F85	p. 31	A=B input to A=B output	Limit Register compare	6.5
PAL16R4D	p. 34	register setup	State Machine	10.0
TOTAL				929.7

Thus, the maximum clock frequency of the current design of the Address Module is 1 MHz, which implies a 1000 nanosecond cycle time.

C.2 Tag Cache Write Enable


The Tag Cache is written in the middle of the HIT state. This is done by creating a signal in the Tag Cache PAL (see Appendix A) called SIGNAL. The timing and equations for SIGNAL and Tag Cache Write Enable (TCWE) are shown in Figure C.1 (note that these signals are discussed as active high signals when in fact the PAL produces active low signals).

SIGNAL is asserted during the second half of the HIT state through the first half of the next state. The third term in the equation for SIGNAL assures that there is not a glitch during the state transition. TCWE is asserted during the first half of the HIT state and deasserted during the second half. Data is written into the Tag Cache when TCWE is deasserted. See page 32 of the schematics for reference.

C.3 FULL status bit State Machine

The state diagram for the FULL status bit is given in Figure C.2 The equations for FULL and X are given in the Tag Cache PAL in Appendix A. AMCO is the Address Module Counter (Write Counter) Overflow signal. CMC02 is the synchronized Control Module Counter (Read Counter) Overflow signal. See page 32 of the schematics for reference.


Initially the state machine is in state 0. When the Address Module Counter overflows, implying that the Tag Cache has been written with 256 entries, the FULL status



$$\text{signal} = s1 \cdot \overline{s0} \cdot \overline{\text{clk}} + \text{signal} \cdot \text{clk} + \text{signal}'s1 \cdot \overline{s0}$$

$$\text{tcwe} = s1 \cdot \overline{s0} \cdot \overline{\text{signal}}$$

Figure C.1: SIGNAL and TCWE timing.



The state bits are FULL and X, respectively, in TAG CACHE PAL.

Figure C.2: State diagram for the FULL status bit.

bit is set. The state machine enters state 2 and waits for the Control Module Counter to overflow, implying that the last entry in the Tag Cache is being read. It then enters state 3 and waits for CMCO2 to be deasserted, implying that the last entry has been read and the counter has been reset to zero. The state machine then enters state 0, clearing the FULL status bit.

Appendix D

Sparse Address Module Schematics

Schematic diagrams and wire lists were created with the SCHEMA II Schematic Processing Program from Ovation. All 35 schematic pages are contained in this appendix. Note that if a signal is suffixed with a dash, it is an active low signal. Otherwise, the signal is active high.

100(15)031

100(15)032

100(15)033

100(15)034

100(15)035

100(15)036

100(15)037

100(15)038

100(15)039

100(15)040

100(15)041

100(15)042

100(15)043

100(15)044

30N MEM2-1A

32H MEM2-1A

25N MEM1-1A

16H 74LS244

17H 74LS244

15H 74LS244

19H 74LS244

YD002

YD003

YD004

YD005

YD006

YD007

YD008

YD009

YD010

YD011

YD012

YD013

YD014

YD015

YD016

YD017

YD018

YD019

YD020

YD021

YD022

YD023

YD024

YD025

YD026

YD027

YD028

YD029

YD030

YD031

YD032

YD033

YD034

YD035

YD036

YD037

YD038

YD039

YD040

YD041

YD042

YD043

YD044

YD045

YD046

YD047

YD048

YD049

YD050

YD051

YD052

YD053

YD054

YD055

YD056

YD057

YD058

YD059

YD060

YD061

YD062

YD063

YD064

YD065

YD066

YD067

YD068

YD069

YD070

YD071

YD072

YD073

YD074

YD075

YD076

YD077

YD078

YD079

YD080

YD081

YD082

YD083

YD084

YD085

YD086

YD087

YD088

YD089

YD090

YD091

YD092

YD093

YD094

YD095

YD096

YD097

YD098

YD099

YD100

YD101

YD102

YD103

YD104

YD105

YD106

YD107

YD108

YD109

YD110

YD111

YD112

YD113

YD114

YD115

YD116

YD117

YD118

YD119

YD120

YD121

YD122

YD123

YD124

YD125

YD126

YD127

YD128

YD129

YD130

YD131

YD132

YD133

YD134

YD135

YD136

YD137

YD138

YD139

YD140

YD141

YD142

YD143

YD144

YD145

YD146

YD147

YD148

YD149

YD150

YD151

YD152

YD153

YD154

YD155

YD156

YD157

YD158

YD159

YD160

YD161

YD162

YD163

YD164

YD165

YD166

YD167

YD168

YD169

YD170

YD171

YD172

YD173

YD174

YD175

YD176

YD177

YD178

YD179

YD180

YD181

YD182

YD183

YD184

YD185

YD186

YD187

YD188

YD189

YD190


YD191

YD192

YD193

YD194

YD[95:64]
XD[31:0]






STANFORD SPARSE

HARD ADDRESS REGISTER 2

D | BOB ZEIDMAN | REV 0

DATE: 5-1/88 | SHEET 3 OF 35





YD(127:96)
XD(31:0)

STANFORD SPARSE




HARD ADDRESS REGISTER 3

BOB ZEIDMAN REV 0

DATE: 5/1/88

SHEET 4 OF 35

YD1159-128J
XD131-0J



STANFORD SPARSE
HARD ADDRESS REGISTER 4
D BOB ZEIDMAN REV 0
DATE: 5/1/88 SHEET 5 OF 35

121 MEM2-1A
TAG12 2 A12
TAG11 23 A11
TAG10 21 A10
TAG09 24 A9
TAG08 25 A8
TAG07 3 A7
TAG06 4 A6
TAG05 5 A5
TAG04 6 A4
TAG03 7 A3
TAG02 8 A2
TAG01 9 A1
TAG00 10 A0
27 R-NH
26 CE2
200 CE1
22 OE

201 MEM2-1A
TAG12 2 A12
TAG11 23 A11
TAG10 21 A10
TAG09 24 A9
TAG08 25 A8
TAG07 3 A7
TAG06 4 A6
TAG05 5 A5
TAG04 6 A4
TAG03 7 A3
TAG02 8 A2
TAG01 9 A1
TAG00 10 A0
27 R-NH
26 CE2
200 CE1
22 OE

111 MEM2-1A
TAG12 2 A12
TAG11 23 A11
TAG10 21 A10
TAG09 24 A9
TAG08 25 A8
TAG07 3 A7
TAG06 4 A6
TAG05 5 A5
TAG04 6 A4
TAG03 7 A3
TAG02 8 A2
TAG01 9 A1
TAG00 10 A0
27 R-NH
26 CE2
200 CE1
22 OE




24K 74LS32
1 2 3

1 2 3 4 5 6 1 2 3 4 5 6 1

YD191, 1603

XD31, 103

1 2 3 4 5 6 7 8



STANFORD SPARSE


HARD ADDRESS REGISTER 5

D | BOB ZEIDMAN REV 0

DATE: 5/1/88 SHEET 6 OF 35

1 2 3 4 5 6 7 8

YD223+1P23
XD[31+0]





STANFORD SPARSE

HARD ADDRESS REGISTER 6

DATE: 5/1/88 SHEET 7 OF 35

BOB ZEIDMAN REV 0





24K 74LS32




ME-REGG2-



IC0(15+0)



AMTAG-
CUTAG-



XD(15+0)






TAG(15+0)

STANFORD SPARSE










HARD ADDRESS MEMORY LOGIC

D | | 150-0001-001 REV 1A

DATE: 5/1/88 SHEET 9 OF 34



STANFORD SPARSE
 BUS INTERFACE (DATA)
 D | | BDB ZEIDMAN REV 0
 DATE: 5/1/88 SHEET 11 OF 35



STANFORD SPARSE


ALU (MR0 & RAR0)

BOB ZEIDMAN

REV 0

DATE: 11/8/87

SHEET 12 OF 35




FAR[55:1]

STANFORD SPARSE










ALU (MR2 & RAR2)

BOEZEIDMAN REV. 4
 DATE: 11/11/87 SHEET 14 OF 35



STANFORD SPARSE
 ALU (FF3 & RAR3)
 DATE: 11/11/77
 REV: 0
 SHEET 15 OF 35

HF (159:128)



XD(31:0)

RAR(159:128)









STANFORD SPARSE

ALU (MR4 & RAR4)

D | BCB ZEIDMAN | REV 0

DATE: 11/11/87

SHEET 16 OF 35



STANFORD SPARSE

ALU (MRS & RAR5)

D



BOB ZEIDMAN REV 0

DATE: 11/11/87 SHEET 17 OF 35

RAR[191160]




MF1223-192J

RAR1223-192J



STANFORD SPARSE
ALU (MR6 & RAR6)

D | | | BOB ZEIDMAN | REU 6
DATE: 11/11/87 | SHEET 18 OF 35



XD(3110)

RAR(2551224)

STANFORD SPARSE

ALU (MR7 & RAR7)


0

DATE: 11/11/87

BOB ZEIDMAN

PEU 0

SHEET 19 OF 35



15E PAL16L8
 MR015 11 110 08 19 ZD011
 MR014 9 19 107 18 ZD010
 MR013 8 18 106 17 ZD009
 MR012 7 17 105 16 ZD008
 YD015 5 16 105 16 ZD008
 YD014 4 15 104 15
 YD013 4 15 104 14
 YD012 3 14 103 13
 YD011 3 13 102 12
 PAR015 2 12 01 12
 PAR014 1 11 01 12
 PAR013
 PAR012
 NOTALU

14E PAL16L8
 MR011 11 110 08 19 ZD011
 MR010 9 19 107 18 ZD010
 MR009 8 18 106 17 ZD009
 MR008 7 17 105 16 ZD008
 YD011 5 16 105 16 ZD008
 YD010 5 15 104 15
 YD009 4 14 103 14
 YD008 3 13 102 13
 PAR011 2 12 01 12
 PAR010 1 11 01 12
 PAR009
 PAR008
 NOTALU

13E PAL16L8
 MR007 11 110 08 19 ZD007
 MR006 9 19 107 18 ZD006
 MR005 8 18 106 17 ZD005
 MR004 7 17 105 16 ZD004
 YD007 5 16 105 16 ZD004
 YD006 5 15 104 15
 YD005 4 14 103 14
 YD004 3 13 102 13
 PAR007 2 12 01 12
 PAR006 1 11 01 12
 PAR005
 PAR004
 NOTALU

6E PAL16L8
 MR003 11 110 08 19 ZD003
 MR002 9 19 107 18 ZD002
 MR001 8 18 106 17 ZD001
 MR000 7 17 105 16 ZD000
 YD003 5 16 105 16 ZD000
 YD002 5 15 104 15
 YD001 4 14 103 14
 YD000 3 13 102 13
 PAR003 2 12 01 12
 PAR002 1 11 01 12
 PAR001
 PAR000
 NOTALU

5E PAL16L8
 MR019 11 110 08 19 ZD019
 MR018 9 19 107 18 ZD018
 MR017 8 18 106 17 ZD017
 MR016 7 17 105 16 ZD016
 YD019 5 16 105 16 ZD016
 YD018 5 15 104 15
 YD017 4 14 103 14
 YD016 3 13 102 13
 PAR019 2 12 01 12
 PAR018 1 11 01 12
 PAR017
 PAR016
 NOTALU

4E PAL16L8
 MR027 11 110 08 19 ZD027
 MR026 9 19 107 18 ZD026
 MR025 8 18 106 17 ZD025
 MR024 7 17 105 16 ZD024
 YD027 5 16 105 16 ZD024
 YD026 5 15 104 15
 YD025 4 14 103 14
 YD024 3 13 102 13
 PAR027 2 12 01 12
 PAR026 1 11 01 12
 PAR025
 PAR024
 NOTALU

3E PAL16L8
 MR023 11 110 08 19 ZD023
 MR022 9 19 107 18 ZD022
 MR021 8 18 106 17 ZD021
 MR020 7 17 105 16 ZD020
 YD023 5 16 105 16 ZD020
 YD022 5 15 104 15
 YD021 4 14 103 14
 YD020 3 13 102 13
 PAR023 2 12 01 12
 PAR022 1 11 01 12
 PAR021
 PAR020
 NOTALU

2E PAL16L8
 MR019 11 110 08 19 ZD019
 MR018 9 19 107 18 ZD018
 MR017 8 18 106 17 ZD017
 MR016 7 17 105 16 ZD016
 YD019 5 16 105 16 ZD016
 YD018 5 15 104 15
 YD017 4 14 103 14
 YD016 3 13 102 13
 PAR019 2 12 01 12
 PAR018 1 11 01 12
 PAR017
 PAR016
 NOTALU

1E PAL16L8
 MR015 11 110 08 19 ZD015
 MR014 9 19 107 18 ZD014
 MR013 8 18 106 17 ZD013
 MR012 7 17 105 16 ZD012
 YD015 5 16 105 16 ZD012
 YD014 4 15 104 14
 YD013 4 15 104 13
 YD012 3 14 103 13
 YD011 3 13 102 13
 PAR015 2 12 01 12
 PAR014 1 11 01 12
 PAR013
 PAR012
 NOTALU

STANFORD SPARSE
 ALU LOGIC 0
 DATE: 7/19/88
 REV: 0
 SHEET 20 OF 35

ZDC3110J

NOTALU

23F PAL15L8

MR117	11	110	08	19	ZD127
MR126	9	19	107	16	ZD126
MR125	8	18	106	17	ZD125
MR124	7	17			
YD127	6	16	105	16	ZD124
YD126	5	15	104	13	
YD125	4	14	103	14	
YD124	3	13	102	13	
RAR127	2	12			
RAR126	1	11	01	12	

23F PAL16L8

MR123	11	110	08	19	ZD123
MR122	9	19	107	18	ZD122
MR121	8	18	106	17	ZD121
MR120	7	17			
YD123	6	16	105	16	ZD120
YD122	5	15	104	15	
YD121	4	14	103	14	
YD120	3	13	102	13	
RAR123	2	12			
RAR122	1	11	01	12	

24F PAL16L8

MR119	11	110	08	19	ZD119
MR118	9	19	107	18	ZD118
MR117	8	18	106	17	ZD117
MR116	7	17			
YD119	6	16	105	16	ZD116
YD118	5	15	104	15	
YD117	4	14	103	14	
YD116	3	13	102	13	
RAR119	2	12			
RAR118	1	11	01	12	

25F PAL16L8

MR115	11	110	08	19	ZD115
MR114	9	19	107	18	ZD114
MR113	8	18	106	17	ZD113
MR112	7	17			
YD115	6	16	105	16	ZD112
YD114	5	15	104	15	
YD113	4	14	103	14	
YD112	3	13	102	13	
RAR115	2	12			
RAR114	1	11	01	12	

26F PAL16L8

MR107	11	110	08	19	ZD107
MR106	9	19	107	18	ZD106
MR105	8	18	106	17	ZD105
MR104	7	17			
YD107	6	16	105	16	ZD104
YD106	5	15	104	15	
YD105	4	14	103	14	
YD104	3	13	102	13	
RAR107	2	12			
RAR106	1	11	01	12	

23F PAL15L8

MR099	11	110	08	19	ZD099
MR098	9	19	107	18	ZD098
MR097	8	18	106	17	ZD097
MR096	7	17			
YD099	6	16	105	16	ZD096
YD098	5	15	104	15	
YD097	4	14	103	14	
YD096	3	13	102	13	
RAR099	2	12			
RAR098	1	11	01	12	

24F PAL15L8

MR103	11	110	08	12	ZD103
MR102	9	19	107	18	ZD102
MR101	8	18	106	17	ZD101
MR100	7	17			
YD103	6	16	105	16	ZD100
YD102	5	15	104	15	
YD101	4	14	103	14	
YD100	3	13	102	13	
RAR103	2	12			
RAR102	1	11	01	12	

24F PAL16L8

MR099	11	110	08	19	ZD099
MR098	9	19	107	18	ZD098
MR097	8	18	106	17	ZD097
MR096	7	17			
YD099	6	16	105	16	ZD096
YD098	5	15	104	15	
YD097	4	14	103	14	
YD096	3	13	102	13	
RAR099	2	12			
RAR098	1	11	01	12	

24F PAL15L8

MR099	11	110	08	19	ZD099
MR098	9	19	107	18	ZD098
MR097	8	18	106	17	ZD097
MR096	7	17			
YD099	6	16	105	16	ZD096
YD098	5	15	104	15	
YD097	4	14	103	14	
YD096	3	13	102	13	
RAR099	2	12			
RAR098	1	11	01	12	

24F PAL16L8

MR105	11	110	08	19	ZD105
MR104	9	19	107	18	ZD104
MR103	8	18	106	17	ZD103
MR102	7	17			
YD105	6	16	105	16	ZD102
YD104	5	15	104	15	
YD103	4	14	103	14	
YD102	3	13	102	13	
RAR105	2	12			
RAR104	1	11	01	12	

24F PAL16L8

MR127	11	110	08	19	ZD127
MR126	9	19	107	16	ZD126
MR125	8	18	106	17	ZD125
MR124	7	17			
YD127	6	16	105	16	ZD124
YD126	5	15	104	13	
YD125	4	14	103	14	
YD124	3	13	102	13	
RAR127	2	12			
RAR126	1	11	01	12	

25F PAL16L8

MR123	11	110	08	19	ZD123
MR122	9	19	107	18	ZD122
MR121	8	18	106	17	ZD121
MR120	7	17			
YD123	6	16	105	16	ZD120
YD122	5	15	104	15	
YD121	4	14	103	14	
YD120	3	13	102	13	
RAR123	2	12			
RAR122	1	11	01	12	

24F PAL16L8

MR119	11	110	08	19	ZD119
MR118	9	19	107	18	ZD118
MR117	8	18	106	17	ZD117
MR116	7	17			
YD119	6	16	105	16	ZD116
YD118	5	15	104	15	
YD117	4	14	103	14	
YD116	3	13	102	13	
RAR119	2	12			
RAR118	1	11	01	12	

25F PAL16L8

MR115	11	110	08	19	ZD115
MR114	9	19	107	18	ZD114
MR113	8	18	106	17	ZD113
MR112	7	17			
YD115	6	16	105	16	ZD112
YD114	5	15	104	15	
YD113	4	14	103	14	
YD112	3	13	102	13	
RAR115	2	12			
RAR114	1	11	01	12	

26F PAL16L8

MR107	11	110	08	19	ZD107
MR106	9	19	107	18	ZD106
MR105	8	18	106	17	ZD105
MR104	7	17			
YD107	6	16	105	16	ZD104
YD106	5	15	104	15	
YD105	4	14	103	14	
YD104	3	13	102	13	
RAR107	2	12			
RAR106	1	11	01	12	

STANFORD SPARSE

ALU LOGIC 3

26F PAL16L8

MR143	11	110	08	13	ZD143
MR142	9	107	18	18	ZD142
MR141	8	106	17	17	ZD141
MR140	7	105	16	16	ZD140
YD143	6	104	15	15	ZD140
YD142	5	103	14	14	ZD140
YD141	4	102	13	13	ZD140
YD140	3	101	12	12	ZD140
RAR143	2	100	11	11	ZD140
RAR142	1	099	10	10	ZD140
RAR141	1	098	09	09	ZD140
NOTALU					

27F PAL16L8

MR139	11	110	08	13	ZD139
MR138	9	107	18	18	ZD138
MR137	8	106	17	17	ZD137
MR136	7	105	16	16	ZD136
YD139	6	104	15	15	ZD136
YD138	5	103	14	14	ZD136
YD137	4	102	13	13	ZD136
YD136	3	101	12	12	ZD136
RAR139	2	100	11	11	ZD136
RAR138	1	099	10	10	ZD136
RAR137	1	098	09	09	ZD136
NOTALU					

28F PAL16L8

MR135	11	110	08	19	ZD135
MR134	9	107	18	18	ZD134
MR133	8	106	17	17	ZD133
MR132	7	105	16	16	ZD132
YD135	6	104	15	15	ZD132
YD134	5	103	14	14	ZD132
YD133	4	102	13	13	ZD132
YD132	3	101	12	12	ZD132
RAR135	2	100	11	11	ZD132
RAR134	1	099	10	10	ZD132
RAR133	1	098	09	09	ZD132
NOTALU					

29F PAL16L8

MR131	11	110	08	19	ZD131
MR130	9	107	18	18	ZD130
MR129	8	106	17	17	ZD129
MR128	7	105	16	16	ZD128
YD131	6	104	15	15	ZD128
YD130	5	103	14	14	ZD128
YD129	4	102	13	13	ZD128
YD128	3	101	12	12	ZD128
RAR131	2	100	11	11	ZD128
RAR130	1	099	10	10	ZD128
RAR129	1	098	09	09	ZD128
NOTALU					

30F PAL16L8

MR157	11	110	08	13	ZD157
MR156	9	107	18	18	ZD156
MR155	8	106	17	17	ZD155
MR154	7	105	16	16	ZD154
YD157	6	104	15	15	ZD154
YD156	5	103	14	14	ZD154
YD155	4	102	13	13	ZD154
YD154	3	101	12	12	ZD154
RAR157	2	100	11	11	ZD154
RAR156	1	099	10	10	ZD154
RAR155	1	098	09	09	ZD154
NOTALU					

31F PAL16L8

MR155	11	110	08	13	ZD155
MR154	9	107	18	18	ZD154
MR153	8	106	17	17	ZD153
MR152	7	105	16	16	ZD152
YD155	6	104	15	15	ZD152
YD154	5	103	14	14	ZD152
YD153	4	102	13	13	ZD152
YD152	3	101	12	12	ZD152
RAR155	2	100	11	11	ZD152
RAR154	1	099	10	10	ZD152
RAR153	1	098	09	09	ZD152
NOTALU					

32F PAL16L8

MR151	11	110	08	19	ZD151
MR150	9	107	18	18	ZD150
MR149	8	106	17	17	ZD149
MR148	7	105	16	16	ZD148
YD151	6	104	15	15	ZD148
YD150	5	103	14	14	ZD148
YD149	4	102	13	13	ZD148
YD148	3	101	12	12	ZD148
RAR151	2	100	11	11	ZD148
RAR150	1	099	10	10	ZD148
RAR149	1	098	09	09	ZD148
NOTALU					

32G PAL16L8

MR147	11	110	08	19	ZD147
MR146	9	107	18	18	ZD146
MR145	8	106	17	17	ZD145
MR144	7	105	16	16	ZD144
YD147	6	104	15	15	ZD144
YD146	5	103	14	14	ZD144
YD145	4	102	13	13	ZD144
YD144	3	101	12	12	ZD144
RAR147	2	100	11	11	ZD144
RAR146	1	099	10	10	ZD144
RAR145	1	098	09	09	ZD144
NOTALU					

STANFORD SPARSE

ALU LOGIC 4

DATE: 7/19/88

FRANK ELYNN

REV 0

SHEET 24 OF 35

6

6

5

3

2

1

8

ZD(159-128)

MR(1911160)
 (00191160)
 (00191160)

275 PAL16L8

MR121	11	110	08	19	ZD121
MR120	9	107	18	ZD190	
MR135	8	106	17	ZD189	
MR184	7	106	17	ZD188	
YD191	6	105	16	ZD188	
YD120	5	104	15		
YD184	4	103	14		
YD183	3	102	13		
RAR191	2	102	13		
RAR190	1	11	01	12	

195 PAL16L8

MR187	11	110	08	19	ZD187
MR190	9	107	18	ZD187	
MR185	8	106	17	ZD185	
MR184	7	106	17	ZD184	
YD187	6	105	16	ZD184	
YD186	5	104	15		
YD185	4	104	14		
YD184	3	103	13		
RAR187	2	102	13		
RAR186	1	11	01	12	

180 PAL16L8

MR193	11	110	08	19	ZD183
MR182	9	107	18	ZD182	
MR181	8	106	17	ZD181	
MR180	7	106	17	ZD181	
YD183	6	105	16	ZD180	
YD182	5	104	15		
YD181	4	104	14		
YD180	3	103	13		
RAR183	2	102	13		
RAR182	1	11	01	12	

175 PAL16L8

MR179	11	110	08	19	ZD179
MR178	9	107	18	ZD178	
MR177	8	106	17	ZD177	
MR176	7	106	17	ZD176	
YD179	6	105	16	ZD176	
YD178	5	104	15		
YD177	4	104	14		
YD176	3	103	13		
RAR174	2	102	13		
RAR173	1	11	01	12	

RAR177
 RAR176
 NOTALU

210 PAL16L8

MR175	11	110	08	19	ZD175
MR174	9	107	18	ZD174	
MR173	8	106	17	ZD173	
MR172	7	106	17	ZD172	
YD175	6	105	16	ZD172	
YD174	5	104	15		
YD173	4	103	14		
YD172	3	102	13		
RAR175	2	102	13		
RAR174	1	11	01	12	

200 PAL16L8

MR171	11	110	08	19	ZD171
MR170	9	107	18	ZD170	
MR169	8	106	17	ZD169	
MR168	7	106	17	ZD168	
YD171	6	105	16	ZD168	
YD170	5	104	15		
YD169	4	103	14		
YD168	3	102	13		
RAR171	2	102	13		
RAR170	1	11	01	12	

195 PAL16L8

MR167	11	110	08	19	ZD167
MR166	9	107	18	ZD166	
MR165	8	106	17	ZD165	
MR164	7	106	17	ZD165	
YD167	6	105	16	ZD164	
YD166	5	104	15		
YD165	4	104	14		
YD164	3	103	13		
RAR167	2	102	13		
RAR166	1	11	01	12	

180 PAL16L8

MR163	11	110	08	19	ZD163
MR162	9	107	18	ZD162	
MR161	8	106	17	ZD161	
MR160	7	106	17	ZD161	
YD163	6	105	16	ZD160	
YD162	5	104	15		
YD161	4	103	14		
YD160	3	102	13		
RAR163	2	102	13		
RAR162	1	11	01	12	

RAR161
 RAR160
 NOTALU

ZD(1911160)

STANFORD SPARSE


ALU LOGIC 5

FRANK FLYNN

DATE: 7/19/88

REV. 0

SHEET 25 OF 35



ZD[255:224]















STANFORD SPARSE

ALU LOGIC 7

D FRANK FLYNN REV 0


DATE: 7/19/88 SHEET 27 OF 35

NOTALU



CNTA(3:0)
CNTB(3:0)
CNTC(3:0)
CNTD(3:0)
CNTF(3:0)
CNTG(3:0)
CNTH(3:0)
CNTI(3:0)


STANFORD SPARSE
BIT COUNTER STAGE 1A
D | B08ZE1DMAN | REV 0
DATE: 11/8/87 | SHEET 28 OF 35



STANFORD SPARSE

BIT COUNTER STAGE 1B

REV 0
BOB ZEIDMAN
DATE: 11/9/87
SHEET 29 OF 35



STANFORD SPARSE


BIT COUNTER STAGES 2,3,4

D | BOB ZEIDMAN | REV 0

DATE: 12/2/87 | SHEET 30 OF 35

IT6-9(510)

(10)



STANFORD SPARSE
 BIT COUNTER COMPARE
 D BOB ZEIDMANN REV 0
 DATE 11/9/87 SHEET 31 OF 3



7140
BR

7140
108

7140
118

CHD(C31:0)

DIST(7:0)






STANFORD SPARSE
TAG CACHE

DATE: 7/27/88
em ZE I DMAN
REV 0

SHEET 32 OF 35

CMD023:03

CMD023:03



STANFORD SPARSE


TAG CACHE OUTPUT DATA

D | E R I C L O C H N E R R E V 0

DATE: 7/21/88 SHEET 33 OF 35

B

A



STANFORD SPARSE
 CLOCK / SEQUENCER
 BOB ZEIDMAN
 DATE: 7/27/88
 SHEET 34 OF 35

1 2 3 4 5 6 7 8

2

3

D

C

B

A

1A	D00
2A	D01
3A	D02
4A	D03
5A	D04
6A	D05
7A	D06
8A	D07
9A	GND
10A	GND
11A	GND
12A	GND
13A	GND
14A	GND
15A	GND
16A	GND
17A	GND
18A	GND
19A	GND
20A	GND
21A	GND
22A	GND
23A	GND
24A	GND
25A	GND
26A	GND
27A	GND
28A	GND
29A	GND
30A	GND
31A	GND
32A	GND

1B	D08
2B	D09
3B	D10
4B	D11
5B	D12
6B	D13
7B	D14
8B	D15
9B	GND
10B	GND
11B	GND
12B	GND
13B	GND
14B	GND
15B	GND
16B	GND
17B	GND
18B	GND
19B	GND
20B	GND
21B	GND
22B	GND
23B	GND
24B	GND
25B	GND
26B	GND
27B	GND
28B	GND
29B	GND
30B	GND
31B	GND
32B	GND

1C	D16
2C	D17
3C	D18
4C	D19
5C	D20
6C	D21
7C	D22
8C	D23
9C	GND
10C	GND
11C	GND
12C	GND
13C	GND
14C	GND
15C	GND
16C	GND
17C	GND
18C	GND
19C	GND
20C	GND
21C	GND
22C	GND
23C	GND
24C	GND
25C	GND
26C	GND
27C	GND
28C	GND
29C	GND
30C	GND
31C	GND
32C	GND

1D	D24
2D	D25
3D	D26
4D	D27
5D	D28
6D	D29
7D	D30
8D	D31
9D	GND
10D	GND
11D	GND
12D	GND
13D	GND
14D	GND
15D	GND
16D	GND
17D	GND
18D	GND
19D	GND
20D	GND
21D	GND
22D	GND
23D	GND
24D	GND
25D	GND
26D	GND
27D	GND
28D	GND
29D	GND
30D	GND
31D	GND
32D	GND

1E	D32
2E	D33
3E	D34
4E	D35
5E	D36
6E	D37
7E	D38
8E	D39
9E	D40
10E	D41
11E	D42
12E	D43
13E	D44
14E	D45
15E	D46
16E	D47
17E	D48
18E	D49
19E	D50
20E	D51
21E	D52
22E	D53
23E	D54
24E	D55
25E	D56
26E	D57
27E	D58
28E	D59
29E	D60
30E	D61
31E	D62
32E	D63

1F	D64
2F	D65
3F	D66
4F	D67
5F	D68
6F	D69
7F	D70
8F	D71
9F	D72
10F	D73
11F	D74
12F	D75
13F	D76
14F	D77
15F	D78
16F	D79
17F	D80
18F	D81
19F	D82
20F	D83
21F	D84
22F	D85
23F	D86
24F	D87
25F	D88
26F	D89
27F	D90
28F	D91
29F	D92
30F	D93
31F	D94
32F	D95

1G	D96
2G	D97
3G	D98
4G	D99
5G	D100
6G	D101
7G	D102
8G	D103
9G	D104
10G	D105
11G	D106
12G	D107
13G	D108
14G	D109
15G	D110
16G	D111
17G	D112
18G	D113
19G	D114
20G	D115
21G	D116
22G	D117
23G	D118
24G	D119
25G	D120
26G	D121
27G	D122
28G	D123
29G	D124
30G	D125
31G	D126
32G	D127

1H	D128
2H	D129
3H	D130
4H	D131
5H	D132
6H	D133
7H	D134
8H	D135
9H	D136
10H	D137
11H	D138
12H	D139
13H	D140
14H	D141
15H	D142
16H	D143
17H	D144
18H	D145
19H	D146
20H	D147
21H	D148
22H	D149
23H	D150
24H	D151
25H	D152
26H	D153
27H	D154
28H	D155
29H	D156
30H	D157
31H	D158
32H	D159

1I	D160
2I	D161
3I	D162
4I	D163
5I	D164
6I	D165
7I	D166
8I	D167
9I	D168
10I	D169
11I	D170
12I	D171
13I	D172
14I	D173
15I	D174
16I	D175
17I	D176
18I	D177
19I	D178
20I	D179
21I	D180
22I	D181
23I	D182
24I	D183
25I	D184
26I	D185
27I	D186
28I	D187
29I	D188
30I	D189
31I	D190
32I	D191

1J	D192
2J	D193
3J	D194
4J	D195
5J	D196
6J	D197
7J	D198
8J	D199
9J	D200
10J	D201
11J	D202
12J	D203
13J	D204
14J	D205
15J	D206
16J	D207
17J	D208
18J	D209
19J	D210
20J	D211
21J	D212
22J	D213
23J	D214
24J	D215
25J	D216
26J	D217
27J	D218
28J	D219
29J	D220
30J	D221
31J	D222
32J	D223

STANFORD SPARSE

VME BUS CONNECTORS

DATE: 8/11/88

REV 0

BOB ZEIDMAN

SHEET 35 OF 35

2

3

4

5

6

7

8

